Hello,
in my application i want to sample any signal with the adc as fast as possible. I'm using the repeated sequence of channels mode and trigger the DMA with the ADC-exception (according to the ErrataSheet the trigger generated by the ADC14-Module does not work). This ISR was reduced to minimum functionality:
- checking the source of the interrupt request (which flag was set)
- triggering the dma manually
- clear the flag
To check the timing of the interrupt and the maximum sample rate of my configurations, I toggled a pin at the begining and the end of the ISR. The Interrupt occurs continously, so I could easily analyze it with the oscilloscope. I wonderd how long it takes... Therefore I regarded the assembler code generated by CCS-IDE in the disassembly view. Considering the instruction set of the Cortex-M4 Technical Reference Manual, i counted the needed clock cycles. The result was, that it took nearly twice the number of time to process the ISR. How can that happend?
I aleady verified the core clock by mapping it to the appropiate output pin, and it was correct...
