MSP430F67xx errata CPU46

Shinji Ueda

Expert 5440 points

Hi champs,

I have some questions about CPU46.

In the Description column,

"This issue occurs if the POPM assembly instruction is performed up to the top of the STACK."

1. What is "top of the STACK"? Where is TOP of the STACK?

In the Workaround column.

"To ensure that POPM never is executed up to the memory border of the STACK"

2. What is "memory border of the STACK"? Is it memory segment?

Regards,

Shinji Ueda

over 9 years ago

0 Clemens Ladisch over 9 years ago

Guru 324950 points

"top of the stack" means the upper end of the memory region that you have reserved for the stack. "Memory border" means the same.

For example, if the SRAM ends at 0x23FF, and you initialize the stack pointer to 0x2400, and push some values, and later use POPM so the the stack would be empty afterwards, then the CPU tries to read not only the words at …, 0x23FC, 0x23FE, but also the word at 0x2400, which is not a valid address.

0 Jace H over 9 years ago in reply to Clemens Ladisch

TI__Guru 56685 points

Clemens assessment is correct.

**Attention** This is a public forum

MSP low-power microcontrollers

MSP low-power microcontroller forum

MSP430F67xx errata CPU46