Due to the U.S. Thanksgiving holiday, please expect delayed responses during the week of 11/22.

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

MSP430F2416: Can we reduce the interrupt latency period

Part Number: MSP430F2416

Hi all,

As far as my understanding about Interrupt latency is " The time taken to execute the ISR from the time of interrupt occurs and we can't reduce this time period". Is this correct?

Does anyone else have any idea to reduce this interrupt latency period?

Thanks in advance.

  • Prakash Balagangatharan said:
    Does anyone else have any idea to reduce this interrupt latency period?

    Latency of CPU is clock speed and architecture -dependent. You can achieve minimum interrupt latency of particular chip if: 1) you run CPU and peripheral clocks at max clock frequency, 2) do not use LPM modes (except LPM0) 3) ensure that global interrupts are not disabled when interrupt is about to occur 4) ensure that CPU is not executing complex instructions requiring many CPU cycles when interrupt is about to occur, NOPs are fine :)

    Interrupt latency of microcontroller is time between hardware interrupt and first clock cycle of first CPU instruction of ISR code. At that moment nothing about ISR is done yet, so you shall ensure that ISR code is as efficient as possible, possibly hand-coded in assembler.

    If all above still is not good enough - you just look for faster microcontroller. MSP430 running at 16MHz shall be considered as slow microcontroller if you care about speed. There's plenty of much faster chips around.

  • The CPU itself always needs six cycles for an interrupt. But different low-power modes have different latencies for starting up the clock.