• State Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 1 answer
  • Subscribers 78 subscribers
  • Views 816 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

MSP430L092: The "format indicator" for external EEPROM is not disclosed in TI documentation

MICHAEL PEDIGO
Intellectual 365 points
Part Number: MSP430L092

In the "MSP430L092 Loader Code User's Guide" on page 13 it states:

"The loader code automatically adapts its SPI address width to the identified SPI memory device size by checking for the format indicator at memory location at addresses 0x0 and 0x1."

However, the table showing the "format indicator" vs. memory device size is not included.  In Figure 8 (on the same page) it shows 0x55 0xAA at addresses 0x0 and 0x1.  Is this the format indicator for a EEPROM with 16 bit addressing?

We are using the M95512-DFDW6TP by ST Micro as the EEPROM.  It has 16 bit addressing.  So what is the proper "format indicator" for this EEPROM?

  • 0
    TI__Mastermind 49692 points

    Hello Michael,

    Thank you for your post. Unfortunately, I don't have much experience with this device, but I'll try to help as much as possible. In the statement above, the word "automatically" jumps out at me. I agree that this wording is confusing, and I'll check internally to see if we can provide more clarity. From the statements above, it does seem that you'll need to have both 0x55 and 0xAA at addresses 0x0 and 0x1 for the loader code to automatically adapt to the EEPROM's SPI address width.

    However, I opened the "msp430x09x_1.c" code example in CCS v7.2.0, selected "Copy application to external SPI memory after program load" under Properties > Debug > MSP43x Options > Download Options, generated the binary in TI-TXT format, and looked at the hex file. The only address included was @1c6a but nothing at @0 or @1. Thus, I'm not sure how the 0x55 and 0xAA get written there unless it's done manually.

    @1c6a
D6 1C D6 1C D6 1C D6 1C D6 1C D6 1C D6 1C D6 1C 
D6 1C D6 1C C4 1C 21 83 B2 40 80 5A 5C 01 B2 40 
00 A5 60 01 82 43 68 01 82 43 6A 01 82 43 70 01 
82 43 02 01 82 43 6E 01 A2 B3 02 01 F9 23 D2 D3 
04 02 D2 E3 02 02 B1 40 F4 01 00 00 91 83 00 00 
81 93 00 00 F6 27 FA 3F 03 43 31 40 00 24 B0 12 
E4 1C 0C 43 B0 12 80 1C B0 12 DE 1C 32 D0 10 00 
FD 3F 03 43 03 43 FF 3F 03 43 1C 43 30 41 
q

    I see that you mentioned you'll be using 16-bit addressing. Looking at the EEPROM on the MSP-TS430L092 target board, I see it's 16-bit addressing too. Do you happen to have a target board and active cable? If so, you could try following the instructions to program the EEPROM with and without the format indicators at addresses 0x0 and 0x1.

    One interesting thing that I found in Section 2.7.5 in the MSP430L092 Loader Code User's Guide was an "OpMode" register with a "SpiSize" bit that indicates the address size of the SPI memory device detected.

    I'm sorry that I can't provide more help with this issue.

    Regards,

    James

    MSP Customer Applications

  • 0 in reply to James Evans
    Intellectual 365 points

    Hi James:

    Thanks for your response and information.  We loaded the example of 0xAA55 in the first two bytes on the EEPROM, as well as followed the rest of the format show by Figure 9. in the TI document titled " MSP430L092 Loader Code User's Guide."  The results being that our test program bootloaded correctly from the EEPROM and then operated correctly.

    So, for now, we are quite happy.

    Regards,

    Mike Pedigo.

  • 0 in reply to MICHAEL PEDIGO
    TI__Mastermind 49692 points
    Excellent! Thanks for letting me know.

    Regards,

    James

    MSP Customer Applications

**Attention** This is a public forum