Because of the Thanksgiving holiday in the U.S., TI E2E™ design support forum responses may be delayed from November 25 through December 2. Thank you for your patience.

  • State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 78 subscribers
  • Views 737 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CCS: MSP432 library functions。。。See the following picture

user5077819
Prodigy 10 points

Tool/software: Code Composer Studio

Why in the manual TAIV and TAxEX0 address difference 0x0E, and in the library (dotted), two 16-bit arrays are added between two registers,,,

should not be uint16_t RESERVED2[14] ???

  • 0
    TI__Expert 8510 points

    The manual and the library are consistent. The address offsets given are BYTE addresses and all of the registers in question are 16-bit (2-byte) variables. This yields the following addresses for the Timer_A_Type struct:

    Addr Register
    00 CTL
    02 CCTL[0]
    04 CCTL[1]
    06 CCTL[2]
    08 CCTL[3]
    0A CCTL[4]
    0C RESERVED0[0]
    0E RESERVED0[1]
    20 EX0
    22 RESERVED1[0]
    24 RESERVED1[1]
    26 RESERVED1[2]
    28 RESERVED1[3]
    2A RESERVED1[4]
    2C RESERVED1[5]
    2E IV

    Regards,

      Bob L.

**Attention** This is a public forum