This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

MSP430F2618: If the SMCLK source fails, does SMCLK automatically fall-back to another clock source?

Part Number: MSP430F2618
Other Parts Discussed in Thread: MSP430F5359

Folks:

We have a design that is currently using two MSP430F2618 microprocessors. In Section 5.2.7, "Basic Clock Module+ Fail-Safe Operation" from TI's SLAU144J document (December 2004–Revised July 2013) entitled "MSP430x2xx Family User's Guide", it is documented that a failure of the MCLK source (say, XT2 as an oscillator or external clock input) will cause the chip to automatically "fall back" to a different source (such as the DCO):

So we're covered for MCLK failures. But does the same behavior apply for SMCLK?

By the way, our design is migrating to the MSP430F5359. For that chip, the similar section in its user guide unambiguously states that yes, SMCLK "falls back":

So, does the MSP430F2618 also behave this way? (Our experimentation seems to say that it does, but we'd love to have you confirm this for us so that we can document that behavior in our source code.)

Atlant

  • Hi Atlant,

    thanks for raising this question.
    In order to give you a clear answer I'll need to look into the internal design of this module which might take me some days. I expect to have a clear statement until end of this week so please bear with me until then.
    As there have been several changes to the clock module of the different device families I'll need to dig fairly deep to make sure how this is implemented for the MSP430F2618.
    I hope this time frame works for your.

    Thanks for your patience and best regards,
    Britta
  • Britta, Atlant,

    I checked the design and the is not clock switching structure implemented for the SMCLK as for the MCLK so the specification is correct here.

    The only thing we have is a automatic clock switching fail safe feature inside the WDT for the SMCLK or ACLK. Means if WDT is sourced by ACLK and SMCLK and these were sourced by a crystal. An oscillator fault will causing clock switching for the WDT.

    It was stated that it was tried and worked can you pls provide some details how you evaluated it.

    Best regards,
    Dietmar
  • Dietmar:

    > It was stated that it was tried and worked can you pls provide some details how you evaluated it.

    I was using Timer B running which I believed to be running from SMCLK with SMCLK running from a non-existent XT2 oscillator or external clock signal. But I'll go back and check all the bits along the way to see that I've got things programmed as I think they were supposed to be.

    I'll report back but it may take a few days on my end.

    Atlant

  • Hi Atlant,

    did you have the time yet to check the settings in your code?
    Can you elaborate on the test you've done which worked so that we can check those internally?

    Thanks and best regards,
    Britta
  • Hi,

    please note that I will close this thread due to inactivity.
    Feel free to re-open in by replying back in case there is more information to be shared.

    Thanks and best regards,
    Britta
  • Britta:

     Sorry -- I've been away on vacation!

    I'll try to report back soon!

    Atlant

  • Hi Atlant,

    thanks for letting us know! In the meantime I'll close this item.
    Please feel free to report back whenever time allows you to.

    Best regards,
    Britta

**Attention** This is a public forum