This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

MSP430F2619: IBIS models

Part Number: MSP430F2619

Team, 

My customer has the following question: 

I'm trying to do signal integrity analysis on my circuit card.  We have the MSP430F2619S using I2C, SPI, JTAG, Interrupts, BSL, generic IO on it.  There isn't a model for that part.  What can I use to simulate the drivers and receivers?  Even if you have a buffer reference that's close enough?  Thanks.

 Regards,

Aaron

  • Hi Aaron,
    sorry, we have nothing to offer in that area. Are you facing some issues with signal integrity, or is this just precaution?

    Best regards
    Peter
  • Aaron posted this for me.  We like to simulate everything as a precaution  to drive our requirements to the SW/FW people on drive strengths and to make sure we have accounted for any series R or similar we may need.   

  • Hi Jodee,

    sorry, for not being able to address this in a better way. What is available is the datasheet information on the output characteristics and specifications in the datasheet of the MSP430F2619.

    One portion of the  GPIO information is the table, specifying the max. and min. values we specify for the output signals in dependency of the connected load.

    The other portion are the graphs, showing the typical output characteristic of the GPIOs again in dependency of connected load.

    I hope this helps a bit.

    Best regards

    Peter

  • Gents,
    I am closing this thread. In case you need further support on this specific topic, please let us know.

    Best regards
    Peter

**Attention** This is a public forum