• State TI Thinks Resolved
  • Locked Locked
  • Replies 5 replies
  • Answers 1 answer
  • Subscribers 79 subscribers
  • Views 1029 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

MSP430FR5964: FRAM erased after power cycle

Cassandra Todd17
Prodigy 20 points

Part Number: MSP430FR5964

All of main FRAM except for information memory is erased when the device is power cycled. We've tried completely disabling the BSL, with no luck. At power up if the reset is held low while the main 3.3V rail comes up, then memory persists without issues. The scope measurements of the power rails look clean. I was able to reproduce the failure on two boards and believe it might be related to the MSP getting into a weird power state. We have off board inputs that aren't tied to the same power rail as the MSP. If the MSP is power cycled while P3.6 is held high, memory is erased, same isn't true if P3.7 is held high. We're able to reprogram the MSP and it resumes normal functions. I'm having trouble understanding how power sequencing can erase NVM. Any help or further things to test would be appreciated.

  

  • 0
    TI__Mastermind 25285 points

    Could you please comment the below?

    1. How to disable the BSL?
    2. MSP is erased on 2 boards. How many boards are tested together?
    3. MSP is erased abnormally depending on P3.6 is held high or not?

    Thanks for your information in advanced!

  • 0 in reply to Xiaodong LI
    Prodigy 20 points
    1. How to disable the BSL?
      1. Put 0x5555 into both BSL signature words.
    2. MSP is erased on 2 boards. How many boards are tested together?
      1. One board was used for initial bringup. The MSP was replaced and the problem persisted so I wanted to verify if I could reproduce the failure on a 2nd board. This is still in the early design cycle and not released to production.
    3. MSP is erased abnormally depending on P3.6 is held high or not?
      1. Initially yes but problem seems to degrade chip over time and will occur after a normal power cycle with all external inputs pulled low before powering off. Holding down the reset at power up prevents this issue.

    Thanks for your help in advance!

    Cassie 

  • 0 in reply to Cassandra Todd17
    TI__Mastermind 25285 points

    Hi Cassie

    Thanks for your information! Now, I don't have idea on "how power sequencing can erase NVM"

    I'd like to check the more detailed information with you on this case.

    • Could you please provide the waveform on Vcc, Reset, P3.6 and P3.7 on power sequence?
    • Could you please provide the schematics on MSP430FR5964
    • Could you please describe how to observe all of main FRAM except for information memory is erased. "ereased" here is "all 0xFF"?

    Thanks for your help in advance!

  • 0 in reply to Xiaodong LI
    TI__Mastermind 25285 points

    Hi Cassie

    Could you please explain more on "We have off board inputs that aren't tied to the same power rail as the MSP"?

    Thanks for your help in advance!

  • 0 in reply to Xiaodong LI
    TI__Mastermind 25285 points

    Hi Cassie

    we try the startup process on FR5964 LP according to the thread, but we can't reproduce this issue. I suppose it has been solved in your sides. I close this thread today. if it is not solved, please re-open this thread or post the new thread. Thanks!

**Attention** This is a public forum