Hi,
Our environment is IAR with MSP430FR5989.
We are seeing PMMSWBOR reset, as read from SYSRSTIV on a reset but there is no SW on the device that writes to the PMMCTL0 register to cause a PMMSWBOR. Any possible reason why this could happen?
Is there a way to put a watchpoint/breakpoint on a write access (or any access) to the PMMCTL0 register such that the CPU is halted before the reset happens (PMMCTL0 is written)?
Thanks
Santosh Athuru