How does the MSP430FRF5994 prevent concurrent access of the same memory for either FRAM or RAM? For example, a thread based poll of an address is doing a 32 bit read, and a timer ISR wakes and attempts a write to the same location. How is this handled in the MSP430FR5994?