• State TI Thinks Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 2 answers
  • Subscribers 30 subscribers
  • Views 156 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

DRV8889-Q1: Unexpected output inrush when nsleep pulled up

DRV8889-Q1: Input inrush of pin VM

hongwei geng
Prodigy 60 points
Part Number: DRV8889-Q1

Tool/software:

Hello

TI team 

i want to know the inrush limit of pin VM,According our simulation,the max inrush is 16A,this can damage the IC?

  • 0
    TI__Expert 5130 points

    Hi Hongwei, 

    Thank you for posting in this forum.

    The DRV8889-Q1 can deliver: 1.7-A peak, 1-A full-scale. 

    To control the inrush current, please is a bulk capacitor 10uF. If the local bulk capacitance is too small, the system will respond to excessive current demands or dumps from the motor with a change in voltage. When adequate bulk capacitance is used, the motor voltage remains stable and high current can be quickly supplied

    Please let me know if you have any questions,  

    Best regards

    Mojtaba.

  • 0 in reply to Mojtaba Afshar
    Prodigy 60 points

    Hello,Mojtaba

    The pin VM of DRV8889-Q1 has any other ripple or noise requirement?

  • 0 in reply to hongwei geng
    TI__Expert 5130 points

    Hello Hongwei, 


    Thank you for your question. The following guidelines are for noise and ripple reduction. 

    1- The VM pin should be bypassed to GND using a low-ESR ceramic bypass capacitor with a recommended value of 0.01 µF rated for VM. This capacitor should be placed as close to the VM pin as possible with a thick trace or ground plane connection to the device GND pin.

    2- The VM pin must be bypassed to ground using a bulk capacitor rated for VM. This component can be an electrolytic capacitor.

    3- A low-ESR ceramic capacitor must be placed in between the CPL and CPH pins. A value of 0.022 µF rated for VM is recommended. Place this component as close to the pins as possible.

    4- A low-ESR ceramic capacitor must be placed in between the VM and VCP pins. A value of 0.22 µF rated for 16 V is recommended. Place this component as close to the pins as possible.

    5- Bypass the DVDD pin to ground with a low-ESR ceramic capacitor. A value of 0.47 µF rated for 6.3 V is recommended. Place this bypassing capacitor as close to the pin as possible.

    6- The thermal PAD must be connected to system ground.

    Best regards, 

    Mojtaba.