Hi Ti team,
After check the datasheet, seems the smart gate driver changing driving current by open different quantity of transistors in side the chip, if that is ture, a low driving current setting will have less quantity transistors to open or close, will less quantity of the transistors will be easier damged by voltage transitions than more quantity of transistors?
Best Regards,
Bruno Duan
