This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

LMR33630ADDAR DC bias phenomenon of capacitor value reduction effects

Dear Sir,

We are using LMR33630ADDAR
VIN: 6V TO 28V.
VOUT: 5V 3A.

DC bias phenomenon of capacitor value reduction effects, almost 60 to 80% Capacitance reduction by applying higher voltage input across the capacitor.

The values which are in the application schematic by considering DC bias effect or how should we exactly do capacitor calculation ??

Regards
Murthy