Hi
I am working on interfacing TPS65219 PMIC with i.MX93 processor. I saw the power sequencing of i.MX93 but not getting an idea of how to map the registers of PMIC according to power sequencing of i.MX93.
Can anyone please help me out on this.
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi
I am working on interfacing TPS65219 PMIC with i.MX93 processor. I saw the power sequencing of i.MX93 but not getting an idea of how to map the registers of PMIC according to power sequencing of i.MX93.
Can anyone please help me out on this.
Hi,
Thanks for reaching out! We are working on the NVM configuration file for iMX93 and should be able to provide the preliminary settings by Feb-9-24.
Thanks,
Brenda
Hi,
Thanks for your patience! I have attached the preliminary TPS65219 NVM settings to power the iMX93. Please note this OPN has not been released and is subject to change. Page#26 of the programming guide shows the steps to load the config file using the PMIC EVM and GUI. Let us know if there are any questions.
Preliminary Power Delivery Network:
Preliminary NVM:
TPS65219_draft_NVM_iMX93_Rev00.csv
Thanks,
Brenda
Hi,
Thanks for your valuable reply!
I will check with the registers config and power sequencing according to that.
Thanks.