Tool/software:
Hi Team,
When using DSG to turn off the MOSFET, the DSG is in high impedance or pull low to VSS?
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Tool/software:
Hi Team,
When using DSG to turn off the MOSFET, the DSG is in high impedance or pull low to VSS?
Hello,
DSG will be pulled low to VSS with a ~70mA current source. However, to prevent damage to the DSG FET, the voltage on the LD pin (which is connected to PACK+) is monitored and will stop discharge when the DSG pin voltage goes below PACK+. This creates a series of pulses which over time discharge the DSG gate to the voltage of the LD pin.
More information can be found in 8 DSG Driver of Multiple FETs with the BQ76952, BQ76942 Battery Monitors (Rev. A).
Best regards,
Thomas Rainey