This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Tool/software:
Hi,
I have questions about layout.
In the case of a 4-layer PCB, how should the inner layers be configured?
Should the areas where the TOP layer has the RTN pattern also have the RTN pattern on layers 2 and 3?
Also, how much area should be allocated for the RTN pattern?
Hello,
Yes, you can keep RTN in middle layer.
Not necessary to keep same RTN area in different layers
Thanks
Amrit
Hello,
sorry for the delay.
There is no such minimum area. Please take reference from datasheet or EVM layout.
Amrit