• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 64 subscribers
  • Views 62 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

UCC5350-Q1: Isolated gate driver recommend

Ryker She
Intellectual 2020 points
Part Number: UCC5350-Q1

Tool/software:

Hi expert,

Please help to recommend most suitable devices to my customer as below requests:

  • Drive GaNFET.
  • Propagation delay: <10ns (Must)
  • The electrical clearance between primary side and secondary side needs ≥ 8mm.

Best Regards,

  • 0
    TI__Mastermind 19176 points

    Hi Ryker,

    The challenge of driving a GaN FET with an isolated gate driver is that the max allowed gate drive voltage is usually lower than the UVLO setting of the gate driver. The gate driver will become disabled if its supply falls below the UVLO threshold. This can be solved if your GaN FET can accept a negative turn-off voltage. For example, the 8V UVLO UCC5350SB needs at least a 9.5V supply. It can be used with a -4.5V VEE2 and a 5V VCC2 supply.  

    We do not have any isolated gate drivers with a <10ns propagation delay. Isolated gate drivers require more time to send an on-off keying signal across the isolation barrier. For this delay, you may have to use a non-isolated, discrete BJT totem pole buffer. 

    The DWV packages from our portfolio have 8mm of clearance, but we do have the UCC5350DWL that will be released in February that will have 16mm of clearance.

    Best regards,

    Sean