• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 64 subscribers
  • Views 488 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

TPS659039-Q1: Is there any requirement of time sequence about SMPS and LDO after power on?

TPS659039-Q1: Is there any requirement about RESET_IN?

Lian Wu
Genius 5250 points
Part Number: TPS659039-Q1

Dears:

Is there any requirement about RESET_IN?

And how long is RESET_IN changing High level after the power being good?

Thanks a lot!

Best regards

Luck Wu

  • 0
    TI__Genius 16410 points
    Hi Lian,

    RESET_IN is on the VRTC domain, so it just needs to be set after VRTC is up. Since VRTC is automatically enabled with VCC, then this means RESET_IN should be set high after VCC > 2.0V. Beyond that, there is no requirement. But note that the PMIC will not be enabled until VCC > VSYS_HI (OTP-dependent, but usually 3.1V).

    By default POWERGOOD only monitors SMPS12, so it will be set high once SMPS12 is fully ramped up in the power sequence.

    Regards,
    Karl