This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

LMZ31520: LMZ31520 Qustions and issue

Part Number: LMZ31520
Other Parts Discussed in Thread: LM10011

Hi Team,

My customer is designing a new project. We just penetrate our LMZ31520 to customers, but several questions need team's quick support to confirm:

1. Is the V5V pin(pin 61) output pin or input pin? From the datasheet's most description, it seems it is the output of the internal LDO, 5v output. However, in our datasheet's page 2, V5V is described as input, it's confused a lot and we can't find one confirmed descrption about this, can some expert can help on this? Because I also see our reference schematic connect POWER_UP to V5V, seems V5V is output pin.

2. If V5V pin is output pin and customer connect another 5V supply to this 5V5 pin, any risk for this? From datasheet page 2, it seems V5V is input pin and can accept up to 7V maximum non-damaged input voltage, need expert to help clarify this?

3. If our recommended mode for SS_SLE pin FCCM mode?

4. Can customer left POWER_UP pin float if they don't use it?

5. How to well design with LM10011 and LMZ31520 for our 66AK process's dynamic supply voltage, for example, if customer use a 2.195kohm pull down resistor on Vadj and then connect to LM10011's IDAC_OUT, do they need any more external circuit or filter circuit?

6. If possible, can you help share a reference schematic showing the parameters used for LM10011 and LMZ31520? Like how to choose the Rset of LM10011 and if these is power up sequence between LM10011 and LMZ31520, for example, if we enable LM10011 firstly then enable LMZ31520, any risk for this?

7. Below is customer's schematic, can expert help check it after review above questions:

PWRA_CVDD.pdf 

Thanks a lot for support this important DIN.

Best regards,

Sulyn

  • Hello Sulyn,

    We will review the questions and will provide you with our feedback.

    Cheers,
    Denislav
  • Hi Denislav,

    Thanks for your support! Because the questions above are also very confused and customer want to confirm the answer. So would you pls also help reply the questions above, thanks a lot!

    Best regards,

    Sulyn

  • 1. V5V (pin 61) is an output pin. It is the output of an internal LDO. This pin can be used as PWRGD_PU or to selct the switching frequency.
    2. It is not recommended to connect a 5V supply to the V5V pin. This pin is an output.
    3. Yes, if light load efficiency is not needed, it is recommended to connect SS_SEL to PWRGD (pin 19) to select FCCM.
    4. Yes, leave PWRGD_PU open (float) if PWRGD is not used.
    5. Please contact me directly at jarrigo@ti.com
    6. Please contact me directly at jarrigo@ti.com
    7. I reviewed the schematic and it looks pretty good. However, AGND (pin 9) should not be connected to GND. I should be connected directly to the VADJ resistor. The connection from AGND to PGND is made internal to the device. Contact me to discuss.
  • Hi Arrigo,
    Thanks a lot for the reply! For Question 5,6 and 7, I will send you the mail.

    Best regards,
    Sulyn