• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 64 subscribers
  • Views 359 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Duty cycle of HFCLK

Antony Lin
Genius 13480 points

In TWL5030, the duty cycle requirement is 45%~55%.  Customer is asking if it's possible to use a 40~60% duty cycle clock.

By the way, this duty cycle requirement is based on TWL5030 or OMAP3?  Or both of them?

Thanks,

Antony

  • 0
    TI__Genius 15100 points

    Antony,

    Duty cycle requirement is based on OMAP alone. As long as you satisfy the spec for OMAP that will be sufficient. The clk circuit on the power management device does not modify the clk duty cycle. It acts as a buffer and slicer(in case a sine wave is used).

     

    Regards,

    Gandhar.