• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 63 subscribers
  • Views 155 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

TPS3828: How to handle the chip during development/ debugging?

TPS3828: the timeout sequence when WDI changed from HIZ to low impedance(level low)

Jason Shen
Intellectual 1945 points
Part Number: TPS3828

Dears

 WDI is in HIZ when power up, and after 3s, the WDI will became level low, we are wondering how long it will take to make a timeout reset?

in this case, the time out might be a range. like what is the internal reset OSC frequency? and when is the watchdog time start point when WDI from HIZ to a level low.

Thanks

Jun Shen

  • 0
    TI__Genius 9375 points

    Jun,

    The time for a watchdog timeout is specified in the datasheet as 1.6s. The minimum of this value is 0.9s and maximum is 2.5 and covers temp variation and device. The internal reset frequency is not something we specify. In addition, when WDI is at the last falling edge, that is when the timeout starts.

    Thanks,
    Abhinav.