• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 63 subscribers
  • Views 412 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS3840: Contents related to Tstrt at startup

Kaji@PAN
Mastermind 7795 points
Part Number: TPS3840

Hi,
I previously asked a question in the following thread.
e2e.ti.com/.../850587
I would like to ask additional questions.
(Question1)
Is the timing of Tstrt starting immediately after VDD starts?
Or is it from the time when Vpor or VDD(min) is reached?
(Question2)
Are the contents of Fig.1 and Fig.2 below correct?

Best regards,

  • 0
    TI__Genius 11401 points

    Hi 

    Some internal circuits are defined only for  >= VDD min voltage. When VDD reaches to VDDmin level then internal circuits take Tstart time to come in functional mode. Hence Tstart time is defined from the point where VDD crosses VDD(min) value. 

    Figure 1 is showing when VDD is taking > Tstart time to reach VIT+ in case of startup. 

    Figure 2 is showing when VDD is taking < Tstart time to rech VDD. In that case total delay will be Tstart+ td. 

    Regards

    Trailokya