Hi,
there is an issue with UART over SDMA.
I don't get the data flushed out of Caches into SDRAM.
After a Soft-Reset, i see data comming out of the UART, that i have send before the reset (and wasn't comming out to that point)
Where can i find the registers to flush a certain region of cached memory?