Hi,
We wanted to use the one of the GPIO from the OMAP-L138 as Synchronization event for EDMA3.
In SPRS586B_2010_AUG_OMAL-138_Low_Power_Application_Processor, page number - 112 says that the event number related to the GPIO Bank-0 Interrupt is 6.
I am using one of the GPIO Bank - 0 pin (GPIO[0][1]) as synchronization for transfer with EDMA3 and another peripheral is connected to the (GPIO[0][2]). I want to interrupt the processor with GPIO[0][2] pin also.
If my understanding is correct since GPIO[0][1] and GPIO[0][2] both generate the GPIO Bank-0 Interrupt EDMA tranfer is submitted in both the cases to Transfer Controller of the EDMA3.
Or Is there any register which we can configure so that the transfer is submitted to Transfer Controller only when GPIO Bank-0 Interrupt occurs.
Please advise on this and thank you for reading the post.
Regards,
GSR