This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Regarding UART2_CTS

Other Parts Discussed in Thread: PCA9306

Hi,

I am referrring to the SOM and Base board schematics from the LogicPD.

I observed that UART2_CTS is being conencted to PCA9306 and also being used as RTS signal for UART.

We are having shortage of GPIOs. Can someone please suggest whether can we go ahead and use the UART2_CTS as GPIO or not ?

Will there be any issues if we use that as GPIO still its connected to PCA9306.

I don't see any software which is either reading or writing from the Misc IC through PCA9306.

The schematic description says that it is PRODUCT ID. How and when it will be used by the WinCE Software?

Thank You & Regards,

GSR

  • Hi,

    The UART2_CTS signal can be configured and used as a GPIO, as long as the PIDCLK (on SOM schematic) is not being run and the output buffer (U55 on baseboard schematic) is disabled by DEEPSLEEP_nEN.

    A scope could be used to verify the WinCE default values of these signals.  If the WinCE Software uses the PRODUCT ID by default, it is likely only at start-up time.

    Regards,

    Melissa

  • Hi Melissa,

    Thank You for the reply.

    In our customized hardware we are using SPI1 (CS0, CLK, SOMI and SIMO). The remaining chip selects we are planning to use as GPIOs.

    For using them as GPIOs if I configure SYSCFG.PINMUX4 and SYSCFG.PINMUX5 registers is that enough or do I also have to set SPIPC0.SCS0FUN[7:1] register in SPI Peripherals as GPIO?

    What will be the effect if I set as GPIO in SYSCFG.PINMUX and as SPI Functional Pin in SPIPC0.SCS0FUN to = 0x00000000?

    Thank You & Regards,

    GSR

  • Hi GSR,

    Setting the SYSCFG.PINMUX4 & 5 registers will be enough to select the chip-level GPIOs.  The SPIPC0.SCS0FUN[7:1] register sets the pins to use GPIOs available by the SPI module.  These are different from the chip-level GPIOs.

    Regards,

    Melissa