• State Resolved
  • Locked Locked
  • Replies 5 replies
  • Subscribers 102 subscribers
  • Views 255 views
  • Users 0 members are here
Support feedback
Options
Options

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

66AK2G12: Debug of GPMC with Synchronous Read Burst Access with memory browser (CCS)

user3788809
Intellectual 900 points
Part Number: 66AK2G12

Hi,

I am supposed to set GPMC as Synchronous Read Burst Access like a Figure 7-166. Wait Behavior During a Synchronous Read Burst Access of TRM.

When I see data of GPMC area with memory browser (CCS), how is valid address (=address of D0) determined?

How does address bus line (GPMC_A0~GPMC_A27) operate?

I presume as described below :

in case of 8 words burst access, valid address is selected every eighth address from the beginning of memory browser window. 

Is this understanding correct?

Regards.

  • 0
    TI__Expert 8885 points

    Our expert who is assigned on this thread is out on vacation and would be back during the week of June 21.

    Please note delay in response for this thread.

  • 0 in reply to Aravind Batni
    Intellectual 900 points

    I'm looking forward to your reply.

  • 0
    TI__Mastermind 29840 points

    Hi,

    The memory browser in CCS is capable of accessing GPMC with a burst of upto 2 16-bit words. Similarly, CPU accesses to GPMC are capable of a burst of upto 2 16-bit words.

    As far as I know, the only way to realize an 8-word burst is with DMA.

    Reading GPMC data with the CCS mem window (with GPMC CONFIG1_n READMULTIPLE = 1) will put the address on the Addr bus and then latch 32-bits of data as a burst of 2 words. The data for both words appears on the AD bus just like a burst of 8 words appears when using DMA, but the cycle ends after 2 words instead of 8.

    Hope this helps,
    Mark

  • 0 in reply to Mark M
    Intellectual 900 points

    Hi, thank you for more information.

    I think it is not possible to execute 2 words burst. GPMC of 66AK can be set as 4, 8 and 16 words burst.

    So, is not the memory browser in CCS capable of accessing GPMC with a burst access?

    Regards.

  • +1 in reply to user3788809
    TI__Mastermind 29840 points

    CCS mem window will access 32-bits. If GPMC is configured for 16-bit words and READMULTIPLE = 1, the 32-bit access will come out from GPMC as a 2-word burst. It is a truncated burst due to the 32-bit access from CCS mem window. Does not matter what the burst setting is (4,8, or 16), as long as READMULTIPLE is set. Same applies to WRITEMULTIPLE for writes.

    The only way to get > 2 word burst (assuming 16-bit data width) is to use DMA.

    If the data width is 8-bit, then the 32-bit access from CCS mem window will come out as a 4-word burst, even if busrt length is 8 or 16.

    Hope this helps,
    Mark