My customer is using the TMS320C6410. It is connected to 2 Micron SDRAM MT48LC16M16A2 to have a 32 bit data bus. The \CE0 (DSP) is connected to the two \CS of SDRAMs. This set up works just fine.
They want to expand more RAM. They then connect another pair of Micron SDRAM MT48LC16M16A2 to have a 32 bit data bus. The \CE1 (DSP) is connected to the two \CS of SDRAMs. It seems like they have some aliasing happening. Anytime they write to the second set of SDRAM, they actually overwrite the content of the first set of SDRAM’s!!!
I have been reviewing datasheet. There is no registers to define the memory block to enable the CE0 and CE1. So how do we define the memory block for each CE0 and CE1?
The marking on the DSP is:
TMS
320C6410ZTS400
CA-87A0L2W
Is this DSP affected with the TMS320C6410 errata?
http://focus.ti.com/lit/er/sprz219c/sprz219c.pdf
Thanks,