Hello All,
I am facing a problem with privilize mode of dm3730 processor in dm3730 evm.
The problem is that the dpll(0th bit of CM_IDLEST_PLL_MPU register of MPU_CM Register set)
is not locking in privilize mode of the arm,but it is locking in the user mode,what can be the reason for the problem ?
can we not lock the dpll in privilize mode? am i missing any intialization sequence or register setting in privilize mode?
same the case with CM_AUTOIDLE_PLL_IVA2 register of IVA2_CM Register set i.e. locking in the user mode but not locking in the previlize mode of arm.what can
be the reason?
Thanks in advance,
Best Trgards,
Nidhi