• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 100 subscribers
  • Views 204 views
  • Users 0 members are here
Support feedback
Options
Options

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TDA4VM: CCS Gel files initialization of DDR

Soumya A S
Genius 3565 points
Part Number: TDA4VM

Hello, 

When i run the GEL files, every time, I see different values for the following in the Logs;

    "DMSC_Cortex_M3_0: GEL Output: DDR PLL Calibration Control MMR value: 0x80000EB3",

Is this expected? Also, what is the significance of this value?

Regards,

Soumya

  • +1
    TI__Mastermind 34690 points

    Hi,

    If you are asking about significance in terms of DDR functionality, this print statement was added to the GEL for debug purposes (extra information). However, the DDR PLL calibration output value has not been tied to any DDR functionality issue, and thus one might conclude the significance is low.

    Regards,
    Kevin