This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AM6442: IBIS model [Model Selector]

Part Number: AM6442
Other Parts Discussed in Thread: SYSCONFIG

Hi,

My customer wants to do simulation using below IBIS model.

https://www.tij.co.jp/jp/lit/zip/sprm730

Inside the model, there are many options for each model_name.

|---------------- DDR -------------------  
[Model Selector] DDR_SE
lpddr4_ocd_240p_240n  driver with 240 ohms pullup and 240 ohms pulldown strength
lpddr4_ocd_120p_120n  driver with 120 ohms pullup and 120 ohms pulldown strength
lpddr4_ocd_80p_80n  driver with 80 ohms pullup and 80 ohms pulldown strength
lpddr4_ocd_60p_60n  driver with 60 ohms pullup and 60 ohms pulldown strength
lpddr4_ocd_48p_48n  driver with 48 ohms pullup and 48 ohms pulldown strength
lpddr4_ocd_40p_40n  driver with 40 ohms pullup and 40 ohms pulldown strength
lpddr4_ocd_120pd_60p_40n  driver with 60/40 ohms pullup/pulldown 120 ohms aopd strength
lpddr4_ocd_120pd_48p_40n  driver with 48/40 ohms pullup/pulldown 120 ohms aopd strength
lp4x_ocd_34p_34n  driver with 34 ohms pullup and 34 ohms pulldown strength
lp4x_ocd_40p_40n  driver with 40 ohms pullup and 40 ohms pulldown strength
lp4x_ocd_48p_48n  driver with 48 ohms pullup and 48 ohms pulldown strength
lp4x_ocd_60p_60n  driver with 60 ohms pullup and 60 ohms pulldown strength
lp4x_ocd_80p_80n  driver with 80 ohms pullup and 80 ohms pulldown strength
lp4x_ocd_120p_120n  driver with 120 ohms pullup and 120 ohms pulldown strength
lp4x_ocd_240p_240n  driver with 240 ohms pullup and 240 ohms pulldown strength
lp4x_0p6_ocd_80p_80n  driver with 80 ohms pullup and 80 ohms pulldown strength
lp4x_0p6_ocd_40p_40n  driver with 40 ohms pullup and 40 ohms pulldown strength
lpddr4_odt_240  240 ohm termination
lpddr4_odt_120  120 ohm termination
lpddr4_odt_80  80 ohm termination
lpddr4_odt_60  60 ohm termination
lpddr4_odt_48  48 ohm termination
lpddr4_odt_40  40 ohm termination
lpddr4_odt_off  open ohm termination
lp4x_odt_40  40 ohm termination
lp4x_odt_48  48 ohm termination
lp4x_odt_60  60 ohm termination
lp4x_odt_80  80 ohm termination
lp4x_odt_120  120 ohm termination
lp4x_odt_240  240 ohm termination
lp4x_odt_off  open 
ddr4_ocd_34p_34n  driver with 34 ohms pullup and 34 ohms pulldown strength, max slew rate
ddr4_ocd_40p_40n  driver with 40 ohms pullup and 40 ohms pulldown strength, max slew rate
ddr4_ocd_48p_48n  driver with 48 ohms pullup and 48 ohms pulldown strength, max slew rate
ddr4_ocd_60p_60n  driver with 60 ohms pullup and 60 ohms pulldown strength, max slew rate
ddr4_ocd_80p_80n  driver with 80 ohms pullup and 80 ohms pulldown strength, max slew rate
ddr4_odt_34  34 ohm termination
ddr4_odt_40  40 ohm termination
ddr4_odt_48  48 ohm termination
ddr4_odt_60  60 ohm termination
ddr4_odt_80  80 ohm termination
ddr4_odt_120  120 ohm termination
ddr4_odt_240  240 ohm termination
ddr4_odt_off  No termination


[Model Selector] DDR_DIFF
lpddr4_ocd_240p_240n_diff  driver with 240 ohms pullup and 240 ohms pulldown strength
lpddr4_ocd_120p_120n_diff  driver with 120 ohms pullup and 120 ohms pulldown strength
lpddr4_ocd_80p_80n_diff  driver with 80 ohms pullup and 80 ohms pulldown strength
lpddr4_ocd_60p_60n_diff  driver with 60 ohms pullup and 60 ohms pulldown strength
lpddr4_ocd_48p_48n_diff  driver with 48 ohms pullup and 48 ohms pulldown strength
lpddr4_ocd_40p_40n_diff  driver with 40 ohms pullup and 40 ohms pulldown strength
lpddr4_ocd_120pd_60p_40n_diff  driver with 60/40 ohms pullup/pulldown 120 ohms aopd strength
lpddr4_ocd_120pd_48p_40n_diff  driver with 48/40 ohms pullup/pulldown 120 ohms aopd strength
lp4x_ocd_34p_34n_diff  driver with 34 ohms pullup and 34 ohms pulldown strength
lp4x_ocd_40p_40n_diff  driver with 40 ohms pullup and 40 ohms pulldown strength
lp4x_ocd_48p_48n_diff  driver with 48 ohms pullup and 48 ohms pulldown strength
lp4x_ocd_60p_60n_diff  driver with 60 ohms pullup and 60 ohms pulldown strength
lp4x_ocd_80p_80n_diff  driver with 80 ohms pullup and 80 ohms pulldown strength
lp4x_ocd_120p_120n_diff  driver with 120 ohms pullup and 120 ohms pulldown strength
lp4x_ocd_240p_240n_diff  driver with 240 ohms pullup and 240 ohms pulldown strength
lp4x_0p6_ocd_80p_80n_diff  driver with 80 ohms pullup and 80 ohms pulldown strength
lp4x_0p6_ocd_40p_40n_diff  driver with 40 ohms pullup and 40 ohms pulldown strength
lpddr4_odt_240_diff  240 ohm termination
lpddr4_odt_120_diff  120 ohm termination
lpddr4_odt_80_diff  80 ohm termination
lpddr4_odt_60_diff  60 ohm termination
lpddr4_odt_48_diff  48 ohm termination
lpddr4_odt_40_diff  40 ohm termination
lpddr4_odt_off_diff  open ohm termination
lp4x_odt_40_diff  40 ohm termination
lp4x_odt_48_diff  48 ohm termination
lp4x_odt_60_diff  60 ohm termination
lp4x_odt_80_diff  80 ohm termination
lp4x_odt_120_diff  120 ohm termination
lp4x_odt_240_diff  240 ohm termination
lp4x_odt_off_diff  open 
ddr4_ocd_34p_34n_diff  driver with 34 ohms pullup and 34 ohms pulldown strength, max slew rate
ddr4_ocd_40p_40n_diff  driver with 40 ohms pullup and 40 ohms pulldown strength, max slew rate
ddr4_ocd_48p_48n_diff  driver with 48 ohms pullup and 48 ohms pulldown strength, max slew rate
ddr4_ocd_60p_60n_diff  driver with 60 ohms pullup and 60 ohms pulldown strength, max slew rate
ddr4_ocd_80p_80n_diff  driver with 80 ohms pullup and 80 ohms pulldown strength, max slew rate
ddr4_odt_34_diff  34 ohm termination
ddr4_odt_40_diff  40 ohm termination
ddr4_odt_48_diff  48 ohm termination
ddr4_odt_60_diff  60 ohm termination
ddr4_odt_80_diff  80 ohm termination
ddr4_odt_120_diff  120 ohm termination
ddr4_odt_240_diff  240 ohm termination
ddr4_odt_off_diff  No termination


|****************** SDIO 
[Model Selector] SDIO_H
sdio1_r33_1p8_h PRWDWUWSWEWCDGSDIO_H@_R33_1p8_comment
sdio1_r33_3p3_h PRWDWUWSWEWCDGSDIO_H@_R33_3p3_comment
sdio1_r40_1p8_h PRWDWUWSWEWCDGSDIO_H@_R40_1p8_comment
sdio1_r40_3p3_h PRWDWUWSWEWCDGSDIO_H@_R40_3p3_comment
sdio1_r50_1p8_h PRWDWUWSWEWCDGSDIO_H@_R50_1p8_comment
sdio1_r50_3p3_h PRWDWUWSWEWCDGSDIO_H@_R50_3p3_comment
sdio1_r66_1p8_h PRWDWUWSWEWCDGSDIO_H@_R66_1p8_comment
sdio1_r66_3p3_h PRWDWUWSWEWCDGSDIO_H@_R66_3p3_comment
sdio1_utr33_1p8_h PRWDWUWSWEWCDGSDIO_H@_UT_R33_1p8_comment
sdio1_utr33_3p3_h PRWDWUWSWEWCDGSDIO_H@_UT_R33_3p3_comment
sdio1_utr40_1p8_h PRWDWUWSWEWCDGSDIO_H@_UT_R40_1p8_comment
sdio1_utr40_3p3_h PRWDWUWSWEWCDGSDIO_H@_UT_R40_3p3_comment
sdio1_utr50_1p8_h PRWDWUWSWEWCDGSDIO_H@_UT_R50_1p8_comment
sdio1_utr50_3p3_h PRWDWUWSWEWCDGSDIO_H@_UT_R50_3p3_comment
sdio1_utr66_1p8_h PRWDWUWSWEWCDGSDIO_H@_UT_R66_1p8_comment
sdio1_utr66_3p3_h PRWDWUWSWEWCDGSDIO_H@_UT_R66_3p3_comment
|
|********** LVCMOS
[Model Selector] LVCMOS_H
lvcmos1_nom_1p8_h PRWDWUWSWEWCDGLVCMOS_H@_Nom_1p8_comment
lvcmos1_nom_3p3_h PRWDWUWSWEWCDGLVCMOS_H@_Nom_3p3_comment
lvcmos1_slow_1p8_h PRWDWUWSWEWCDGLVCMOS_H@_Slow_1p8_comment
lvcmos1_slow_3p3_h PRWDWUWSWEWCDGLVCMOS_H@_Slow_3p3_comment
lvcmos1_fast_1p8_h PRWDWUWSWEWCDGLVCMOS_H@_Fast_1p8_comment
lvcmos1_fast_3p3_h PRWDWUWSWEWCDGLVCMOS_H@_Fast_3p3_comment
lvcmos1_utnom_1p8_h PRWDWUWSWEWCDGLVCMOS_H@_UT_Nom_1p8_comment
lvcmos1_utnom_3p3_h PRWDWUWSWEWCDGLVCMOS_H@_UT_Nom_3p3_comment
lvcmos1_utslow_1p8_h PRWDWUWSWEWCDGLVCMOS_H@_UT_Slow_1p8_comment
lvcmos1_utslow_3p3_h PRWDWUWSWEWCDGLVCMOS_H@_UT_Slow_3p3_comment
lvcmos1_utfast_1p8_h PRWDWUWSWEWCDGLVCMOS_H@_UT_Fast_1p8_comment
lvcmos1_utfast_3p3_h PRWDWUWSWEWCDGLVCMOS_H@_UT_Fast_3p3_comment
|
|
[Model Selector] LVCMOS_V
lvcmos0_nom_1p8_v PRWDWUWSWEWCDGLVCMOS_V@_Nom_1p8_comment
lvcmos0_nom_3p3_v PRWDWUWSWEWCDGLVCMOS_V@_Nom_3p3_comment
lvcmos0_slow_1p8_v PRWDWUWSWEWCDGLVCMOS_V@_Slow_1p8_comment
lvcmos0_slow_3p3_v PRWDWUWSWEWCDGLVCMOS_V@_Slow_3p3_comment
lvcmos0_fast_1p8_v PRWDWUWSWEWCDGLVCMOS_V@_Fast_1p8_comment
lvcmos0_fast_3p3_v PRWDWUWSWEWCDGLVCMOS_V@_Fast_3p3_comment
lvcmos0_utnom_1p8_v PRWDWUWSWEWCDGLVCMOS_V@_UT_Nom_1p8_comment
lvcmos0_utnom_3p3_v PRWDWUWSWEWCDGLVCMOS_V@_UT_Nom_3p3_comment
lvcmos0_utslow_1p8_v PRWDWUWSWEWCDGLVCMOS_V@_UT_Slow_1p8_comment
lvcmos0_utslow_3p3_v PRWDWUWSWEWCDGLVCMOS_V@_UT_Slow_3p3_comment
lvcmos0_utfast_1p8_v PRWDWUWSWEWCDGLVCMOS_V@_UT_Fast_1p8_comment
lvcmos0_utfast_3p3_v PRWDWUWSWEWCDGLVCMOS_V@_UT_Fast_3p3_comment
|
|
[Model Selector] IIC_V
IIC18_1_0_V PRBOPDDGZIIC_V@HSMODE_HSMCSE=0_0_comment 1.8V
IIC18_1_1_V PRBOPDDGZIIC_V@HSMODE_HSMCSE=0_1_comment 1.8V
IIC18_1_2_V PRBOPDDGZIIC_V@HSMODE_HSMCSE=1_0_comment 1.8V
IIC18_1_3_V PRBOPDDGZIIC_V@HSMODE_HSMCSE=1_1_comment 1.8V
IIC33_1_0_V PRBOPDDGZIIC_V@HSMODE_HSMCSE=0_0_comment
IIC33_1_1_V PRBOPDDGZIIC_V@HSMODE_HSMCSE=0_1_comment
IIC33_1_2_V PRBOPDDGZIIC_V@HSMODE_HSMCSE=1_0_comment
IIC33_1_3_V PRBOPDDGZIIC_V@HSMODE_HSMCSE=1_1_comment
|
|
|
|***************** RESET ************************************************
[Model Selector] RESET_H
reset18_0_0 PDIDGZRESET_H
|
|*****************************************************************************************
|     EMMC
|*****************************************************************************************
[MODEL SELECTOR] EMMC
emmc51_io_tx33ohm   33ohm DRIVER
emmc51_io_tx40ohm   40ohm DRIVER
emmc51_io_tx50ohm   50ohm DRIVER
emmc51_io_tx66ohm   66ohm DRIVER                
emmc51_io_tx100ohm  100ohm DRIVER
emmc51_io_txod      Open drain DRIVER


I guess each pin can be configured one of these options and corresponding model should be selected in simulation.
Where can I find information about each pin configuration?
I checked TRM, but it is difficult to find them.

Thanks and regards,
Koichiro Tashiro

  • Hi,

    Please refer Section 6 of the online datasheet for AM6442 for details on terminal configurations and functions.

    https://www.ti.com/lit/gpn/am6442

    regards,

    -Shriram

  • Hi Shriam,

    Thanks for your quick reply, but I am afraid this does not answer my question.
    Datasheet only provide terminal function.

    Let's take DDR0_A0(Ball D2) signal as an example. 
    I guess this pin should be one of "[Model Selector ] DDR_SE" in previous post. ("SE" probably means "Single End"?)
    Suppose customer uses DDR4, so options starting with "lpddr4_" and "lp4x_" are omitted.
    Now there are 13 options available.

    ddr4_ocd_34p_34n  driver with 34 ohms pullup and 34 ohms pulldown strength, max slew rate
    ddr4_ocd_40p_40n  driver with 40 ohms pullup and 40 ohms pulldown strength, max slew rate
    ddr4_ocd_48p_48n  driver with 48 ohms pullup and 48 ohms pulldown strength, max slew rate
    ddr4_ocd_60p_60n  driver with 60 ohms pullup and 60 ohms pulldown strength, max slew rate
    ddr4_ocd_80p_80n  driver with 80 ohms pullup and 80 ohms pulldown strength, max slew rate
    ddr4_odt_34  34 ohm termination
    ddr4_odt_40  40 ohm termination
    ddr4_odt_48  48 ohm termination
    ddr4_odt_60  60 ohm termination
    ddr4_odt_80  80 ohm termination
    ddr4_odt_120  120 ohm termination
    ddr4_odt_240  240 ohm termination
    ddr4_odt_off  No termination


    But I have no idea which one customer should be select among them.
    My guess is there are configuration registers in device control module (at least previous Sitara devices have them).
    I checked AM64x TRM, but could not find them.

    Thanks and regards,
    Koichiro Tashiro

  • Hi Tashiro-san,

    I am checking for the answer to this question with my team and will get back to you.

    regards,

    -Shriram

  • Shriam,

    It has been untouched for 10 days.
    Any updates for this item?

    Thanks and regards,
    Koichiro Tashiro

  • Hi,

    I had sent a note but am still awaiting a response on this to see if this documentation exists somewhere.

    I will follow up and let you know soon.

    Thanks for your patience.

    regards,

    -Shriram 

  • Hi,

    I have checked with several folks and this information does not exist anywhere. The TRM should have the information about the configuration registers and this is the only information we have provided customers in the past. The customers should select from available models in the IBIS menu, whichever model works best for their specific system as we cannot make recommendations regarding specific settings.

    regards,

    -Shriram

  • Shriram,

    I could not find the configuration registers in TRM.
    What I can see is PADMMR_PADCONFIG0 to 181. 
    The register does not contain bits for pull-up/down value, drive strength, slew, etc.

    Could you point me where I can find them?

    Thanks and regards,
    Koichiro Tashiro

  • Hi,

    I have reassigned this ticket as I am not the right point of contact for the TRM.

    regards,

    -Shriram

  • The IBIS models should be selected based on the configuration that the customer chooses in the AM64x DDR Register Configuration Tool in SysConfig: dev.ti.com/sysconfig

    This section in the tool will help determine which model to choose:

    So to take your example, address DDR_A0, driver impedance for all Addr/Ctrl/Clk is 40ohm, thus you would choose "ddr4_ocd_40p_40n  driver with 40 ohms pullup and 40 ohms pulldown strength, max slew rate".  You can choose the model of DQ/DQS in the same manner.

    Regards,

    James