• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 98 subscribers
  • Views 464 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ECC configuration for discrete DDR3

r z
Prodigy 10 points

How do I hook up ECC for the C667x using DDR3 in the 2 - 16M  x 16 x 8 banks configuration?

  • 0
    TI__Expert 6815 points

    If you plan to use discrete x16 SDRAMs, you will need three (16M x 16 x 8) SDRAMs to form a 36-bit ECC configuration and five (16M x 16 x 8) SDRAMs to form a 72-bit ECC configuration.

    For x36 ECC configuration, refer to table 58 of the DDR3 design guide (SPRABI1A). Connect DSP pins DDRA00-DDRA13 to SDRAM pins A0-A13 of all three DSPs. Connect DQ0-DQ15 pins of SDRAM#1 and SDRAM#2 to DSP pins DDRD00-DDRD15 and DDRD16-DDRD31 respectively as mentioned. For ECC, connect DQ0-DQ3 pins of SDRAM#3 to DSP pins DDRCB00-DDRCB03. Leave the rest unconnected.

    For x72 ECC configuration, perform similar address connections. Connect DQ0-DQ15 of the four SDRAMs to DSP pins DDRD00-DDRD63. For ECC, connect DQ0-DQ7 to DSP pins DDRCB00-DDRCB07. Leave the rest unconnected.

    I spoke to the author of the design guide and we will soon have a section devoted to ECC connectivity of discrete SDRAMs in the document.