Part Number: AM3358
Hi,
Please find attached design query related AM3358.
Thanks,
Yash Gandhi
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi Jianzhong,
Design query for AM3358:
| Sr no | Section | Interface | Query |
| 1 | TMDSSK3358_1.3A EVM | DDR RAM | Please share compatible DDR3 Chipset list for AM3358 |
| 2 | TMDSSK3358_1.3A EVM | PMIC | TPS65910A3A1 not available, Please provide alternate for TPS65910A3A1. |
| 3 | TMDSSK3358_1.3A EVM | PMIC | Any advantage of using TPS65910A3A1 PMIC over regular DCDC? PMIC looks more complex and expensive than DCDC. |
| 4 | TMDSSK3358_1.3A EVM | DDR | Do we need DDR termination regulator for single DDR IC? We can see TPS52100 used on TMDSSK3358_1.3A EVM. But as per "AM335x Schematic Checklist" document, no need of Termination regulator for point to point DDR3 topology |
| 5 | TMDSSK3358_1.3A EVM | PMIC | Do we need tactile button on PWRON (EXP_PB_POWERON) in PMIC (TPS65910A3) ? if yes how to bypass it in final design? |
Thank you for providing the information. I'll pass this to the right person who will assist you.
Regards,
Jianzhong
1. We do not provide specific lists. DDR3 devices which follow the JEDEC standard for DDR3 will be compatible with AM3358
2. You can check https://www.ti.com/lit/pdf/slvaee2 for PMIC selection for AM335x
3. PMICs generally provide an integrated solution and proper power sequencing. Discrete devices will generally be less expensive, but you will have to ensure proper sequencing and voltage levels.
4. If you have a single package DDR, point to point design for both address and data, you do not need VTT regulator. See section 7.7.2.3.3.9 in the datasheet. We recommend performing signal integrity analysis before implementing this topology.
5. You will have to ask this separately to get it routed to the PMIC team
Regards,
James