• State
  • Locked Locked
  • Replies 0 replies
  • Subscribers 98 subscribers
  • Views 242 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TDA4VM: Expected latency through CPSW switch modules

Jean-Paul da Conceicao
Prodigy 60 points

Part Number: TDA4VM

Hello again Team,

What is the expected latency from kernel to wire of a packet sent out on one of the CPSW switches?  Assuming no other traffic/scheduling is taking place.

Thanks,

JP