This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DRA821U: TRM Typo around LPSC control

Part Number: DRA821U
Other Parts Discussed in Thread: DRA821

Hi team,

I found a typo in DRA821's TRM.

In page 1430, "5.2.2.2.1.5.3 Concurrent Power Domain/Module State Transitions".
Original

1. Wait for WKUP_PSC0_PTSTAT[x] GOSTAT or PSC0_PTSTAT[x] GOSTAT to clear to 0. Wait for any
previously initiated transitions to finish before initiating a new transition.
2. Set WKUP_PSC0_PDCTL_y[0] NEXT or PSC0_PDCTL_y[0] NEXT for an ON (1) transition.
3. Set WKUP_PSC0_MDCTL_y[4-0] NEXT or PSC0_MDCTL_y[4-0] NEXT to Enable (0x3). Note that
transitions in multiple WKUP_PSC0_MDCTL_y[4-0] NEXT or PSC0_MDCTL_y[4-0] NEXT fields may be set
in this step as long as the corresponding power domain is on.
4. Set WKUP_PSC0_PTSTAT[x] GOSTAT or PSC0_PTSTAT[x] GOSTAT to 1 to initiate the state transition(s).
The PSC will turn on the logic/memory for that particular domain, starts the module clock, then de-asserts the
module reset.
5. Wait for WKUP_PSC0_PTSTAT[x] GOSTAT or PSC0_PTSTAT[x] GOSTAT to self-clear to 0. The module is
safely in the new state only after WKUP_PSC0_PTSTAT[x] GOSTAT or PSC0_PTSTAT[x] GOSTAT clears to
0.

Expected

1. Wait for WKUP_PSC0_PTSTAT[x] GOSTAT or PSC0_PTSTAT[x] GOSTAT to clear to 0. Wait for any
previously initiated transitions to finish before initiating a new transition.
2. Set WKUP_PSC0_PDCTL_y[0] NEXT or PSC0_PDCTL_y[0] NEXT for an ON (1) transition.
3. Set WKUP_PSC0_MDCTL_y[4-0] NEXT or PSC0_MDCTL_y[4-0] NEXT to Enable (0x3). Note that
transitions in multiple WKUP_PSC0_MDCTL_y[4-0] NEXT or PSC0_MDCTL_y[4-0] NEXT fields may be set
in this step as long as the corresponding power domain is on.
4. Set WKUP_PSC0_PTCMD[x] GOSTAT or PSC0_PTCMD[x] GOSTAT to 1 to initiate the state transition(s).
The PSC will turn on the logic/memory for that particular domain, starts the module clock, then de-asserts the
module reset.
5. Wait for WKUP_PSC0_PTSTAT[x] GOSTAT or PSC0_PTSTAT[x] GOSTAT to self-clear to 0. The module is
safely in the new state only after WKUP_PSC0_PTSTAT[x] GOSTAT or PSC0_PTSTAT[x] GOSTAT clears to
0.

Could you confirm this?
Thanks and Best Regards,
Junpei Kishi