This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi,
My customers are designing a schematic with AM6442.
Customers use QSPI, so they don't need OSPI pins. Please tell us about connections for following unused pins.
・OSPI0_DQS
・OSPI0_LBCLKO
The datasheet shows(P.125):
All other unused signal balls with a Pad Configuration Register can be left unconnected with their multiplexing mode set to GPIO input and internal pulldown resistor enabled.
Is it correct to be unconnected these pins?
Regards, Rei
Hi Rei,
I will need to check with our OSPI/ QSPI expert after the US Labor Day holiday. We will respond early next week.
Regards,
Mike
Hi Rei,
I found your answer in the latest version of the TRM in section 4.4.1 OSPI\xSPI\QSPI\SPI Boot.
Here is the relevant text based on what you were asking:
To support only low speed OSPI\xSPI\QSPI\SPI operation (ie, <=50MHz OSPI clock), set BOOTMODE8=1 to use internal iclk, and ensure signal LBCLKO is a no connect (ie, absolutely no trace can be connected to LBCLKO). Operation for both ROM boot and normal operating mode will clock the interface at low speed and use the internally pad looped back clock. The DQS and LBCLKO signals will not be used during boot or normal operation
Regards,
Mike
Hi Mike,
Thank you for your information. I understand LBCLKO is NC and DQS and LBCLKO signals will not be used during boot or normal operation.
Let me confirm to make sure. Is OSPI0_DQS NC?
Best regards,
Rei
Hi Rei,
Correct, DQS is a NC. Just to confirm, the QSPI device is low speed (<=50MHz)? I made this assumption based on your original question to omit DQS and LBCLKO.
Regards,
Mike
Hi Mike,
Thank you very much!
If something comes up, I will post.
Best regards,
Rei