This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

66AK2G12: 66AK2G DCAN Example

Part Number: 66AK2G12


We have working DCAN code for many TI parts but am having an issue with the C6000 core on the 66AK2G.  I'm guessing it is because we are not doing data synchronization with the data cache on our read/writes to the DCAN controller.  Is there any example DCAN code, or data synch examples?  I see CCS has _data_synch.c which provides the two write back functions, but seems to leave the invalid function stubbed in.  Any example on reading and writing to peripheral registers would be appreciated.

  • Hello,

    Processor SDK RTOS for K2G has a DCAN diagnostic test. Though it only builds for the ARM core, the CSL API that is used to write DCAN registers is the same for C66x. Please download the RTOS SDK from here. The DCAN diagnostic test is located at pdk_k2g_1_0_16\packages\ti\board\diag\dcan.

    I see CCS has _data_synch.c which provides the two write back functions, but seems to leave the invalid function stubbed in.

    Can you please provide the exact location of this file?

    Thanks and regards,

    Jianzhong

  • Can we access DCAN from the C6000?  Also, does cache come into play with the DCAN?  It looks like maybe cache doesn't work across the crossbar.

  • JR

    You will see from the memory map (TRM, table 2-1) that the DCAN instances are memory mapped to the C66x using the same physical memory address. 

    If you are referring to then L2 cache, then no. The L2 cache is for the Arm and DSP processors. 

    --Paul