• State Resolved
  • Locked Locked
  • Replies 6 replies
  • Answers 2 answers
  • Subscribers 99 subscribers
  • Views 256 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TDA4VM: R5 Start address

YI YAO
Prodigy 40 points
Part Number: TDA4VM

When the R5 is released from reset, it will always fetch and execute the first intruction from address 0x0

And my qusetion is the address 0x0 is the R5 processor view or Soc view?

  • 0
    TI__Guru* 77754 points

    Hi,

    0x0 is processor view. The 0x0 can be mapped based on the CPUn_LOCZRAMA. Please refer section 6.3.3.2.3 R5FSS Special Signals of TRM for more details.

    Regards

    Karan

  • 0 in reply to Karan Saxena
    Prodigy 40 points

    Ok, let's discuss a detailed case about the start address in the Soc view.

    The MCU2_1, and it's CPUn_LOCZRAMA default use ATCM.

    and MCU2_1 ATCM’s address  is 0x0005D00000 in Soc view.

    So, MCU2_1, after power on reset, it will get the first instruction in the 0x0005D00000？

  • 0 in reply to YI YAO
    TI__Guru* 77754 points

    Hi,

    YI YAO said:

    The MCU2_1, and it's CPUn_LOCZRAMA default use ATCM.

    and MCU2_1 ATCM’s address  is 0x0005D00000 in Soc view.

    So, MCU2_1, after power on reset, it will get the first instruction in the 0x0005D00000？

    Yes, this is correct. The reset vectors should be present at the ATCM of MCU2_1 (0x0 from cores view and 0x05D0_0000 from SoC's view).

    Regards

    Karan

  • 0 in reply to Karan Saxena
    Prodigy 40 points

    I Create a project for MCU1_1, add put the rstvectors on MCU0_R5F1_ATCM(0x41400000). 

    Add I load the elf to MCU_Cortex_R5_1 in css. But there is below error:

    MCU_Cortex_R5_1: Trouble Writing Memory Block at 0x41400000 on Page 0 of Length 0x7a8: (Error -1065 @ 0x0) Unable to access device memory.

    Can you give me some advice?

  • +1 in reply to YI YAO
    TI__Guru* 77754 points

    Hi,

    The linker file always needs to mention the SOC view address. Use 0x41010000 for BTCM and 0x0 for ATCM. (assuming CPUn_LOCZRAMA maps ATCM to 0x0).

    Regards

    Karan

  • 0 in reply to Karan Saxena
    TI__Guru* 77754 points

    You can also refer the linker files for MCU1_1 from vision_apps.

    <SDK>/vision_apps/apps/basic_demos/app_tirtos/tirtos_linux/mcu1_1/linker_mem_map.cmd

    <SDK>/vision_apps/apps/basic_demos/app_tirtos/tirtos_linux/mcu1_1/linker.cmd

    Regards

    Karan