• State
  • Locked Locked
  • Replies 1 reply
  • Subscribers 98 subscribers
  • Views 147 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TDA4VM: Schematics Review Guide

Gary Wu
Expert 3313 points
Part Number: TDA4VM


Hi ,

     Is there any documentation about TDA4VM schematics review? I just see layout guide in TI website.

Thanks.

  • 0
    TI__Guru 54185 points

    We are working on a TDA4VM schematics review checklist, but currently don't have anything available.  The Jacinto7 LPDDR4 Board Design and Layout Guidelines and the Jacinto7 High Speed Interface Layout Guidelines can both be referenced for information on those interfaces.  For power, clock, and reset - recommend referring to the TDA4VM EVM and TDA4VM EdgeAI EVM.