TDA4VM: The interrupts of DDRSS0

xiangwen sang

Prodigy 40 points

Part Number: TDA4VM

HI，experts in TI:

I'd like to ask the following questions in the document TDA4VM_TRM :

Are there any detailed descriptions of these three interrupts?

I can't find any more descriptions except the following register,

Because I don't understand the meaning of these interrupts and under what circumstances will the three interrupts be triggered?

Best Regards

Xiangwen Sang

over 4 years ago

0 Kevin S over 4 years ago

TI__Mastermind 43300 points

Hi,

As far as I am aware, DDR interrupts are not enabled and interrupt service routines are not utilized for the TDA4VM DDRSS in current SDKs. In that case, the interrupts would not be triggered.

Have you observed otherwise?

Thanks,
Kevin

0 xiangwen sang over 4 years ago in reply to Kevin S

Prodigy 40 points

I'm so sorry to reply you so late，and Thank you very much！

Processors

Processors forum

TDA4VM: The interrupts of DDRSS0