Part Number: TDA4VM
When enabling Cache on Cortex Rx MCU domain on J7.
Timer registers are not updated at runtime causing timer not to start correctly and tasks not being executed.
Are there I/D cache considerations that have to be taken while developing peripheral drivers for a baremetal application targeting J7 with TI-ARM compiler.
Current scenario is that we have to use the memory barrier instructions after updating hardware registers.
