TDA4VM: Where is spi referenc clock 48M from？

TS L

Intellectual 911 points

Part Number: TDA4VM

Hi expert.

I am not clear with the SPI clock tree:where is the “48M clock “ from？

base on my experience, peripheral clock is divided from its previous source clock,refer to right pictures.

but the 1st left picutre,it is one fixed value......

i am confused.

over 3 years ago

0 Brijesh Jadav over 3 years ago

TI__Guru**** 481095 points

Hi TSL,

Sorry, did not get your question. The functional clock for SPI is fixed to 50MHz and then using internal divisors, we can get different baudrate for SPI output. This 50MHz clock is coming from MCU_PLL2_HSDIV0_CLKOUT for almost all SPI instances..

Regards,

Brijesh

0 TS L over 3 years ago in reply to Brijesh Jadav

Intellectual 911 points

Hi Brijesh.

I get your point.

I agree with your answer after check souce code50M is from MCU_PLL2_HSDIV0_CLKOUT.

But in my question,can you see the left diagram? the work "48M" is specified there.this picture is from datasheet.

48M != 50M.. -->this is my question.why 48M?

0 Brijesh Jadav over 3 years ago in reply to TS L

TI__Guru**** 481095 points

Hi TSL,

ok, i agree, this is mistake in TRM. Will check with the team and try to update it.

Regards,

Brijesh

Processors

Processors forum

TDA4VM: Where is spi referenc clock 48M from？