This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AM3352: Quries about AM3352 Power Supply design

Part Number: AM3352
Other Parts Discussed in Thread: TPS65218D0

Hi Champs.

There're several questions about AM3352 power design below.

1. According to BBB+TPS65218D0 referece design, VDD_MPU_MON pin is connected to VDD_MPU. However the other reference has Test point on this. 

What's the TI recommendation?

2. What 's the recommendation of A3 reserved pin?  N.C is OK? The references are TP.

3. What's the TI recmmendation of VDDA_ADC source.

Customer thought VDDA_ADC should be DGND. I found the following thread with same topic. Please check if VDDA_ADC can be input by DGND if they don't use Touch controller/ADC.

https://e2e.ti.com/support/processors-group/processors/f/processors-forum/548468/am335x-schematic-checklist-question

Thanks,

Regards, 

Jack

  • 1. The AM335x datasheet shows three connection options for VDD_MPU_MON. We do not recommend the first option since it difficult to find a power management solution that will work properly with the inductance inserted by this loop back path through the device. They can use either of the other two options.

    2. The test point on TI evaluation platforms were provided only for TI internal use cases. A customers product should leave all reserved pins unconnected. Do not connect any signal trace.

    3. It does sound like the customer has read the schematic check list or silicon errata. They should read Advisory 1.0.32 if they plan to use the ADC. If not, the schematic check list tells them how to connect the ADC signals when it is not used.

    Regards,
    Paul