Hello,
the DS (SPRSP56B – JANUARY 2021 – REVISED AUGUST 2021) specifies that the RGMII TX clock is internal delayed and always enabled, but does not specify the value - how big is the delay????
Pls provide the internal delay value min / max - we need it to realise the board tmining with the PHY.
Regards
Tom
