This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TDA4VM: discrepancy between PC emulation outputs and target execution outputs

Part Number: TDA4VM

Hello,

I am using SDK ti-processor-sdk-rtos-j721e-evm-07_01_00_11, I have ported Postprocessing for CenterNet Model from onnx.

I have run a TIDL model on PC emulation and later on target board but found there are some mismatch in results. Even though using the same config file.

You can see these are the results coming for CenterNet model

 

EVM

precision:

88.58%

89.63%

92.22%

93.64%

recall:

84.10%

83.58%

86.51%

84.98%

 

PC Emulator

precision:

88.09%

88.61%

91.81%

92.52%

recall:

87.07%

86.51%

89.21%

87.51%

Any reason why the outputs are not matching?

Can you please advise me on what could cause this result? And also please let me know how to dump layer trace on Pc and Evm so I can compare them with test bench.

Thanks,

Mudasar