This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DRA829V: Interference Channel Analysis Documentation

Part Number: DRA829V

Hi,

Is there a detailed documentation showing potential interference channels for the Jacinto7?

Or where can be found a break-down detailed documentation about access to common resources from masters (cores, DMA, controllers, ...?).

Best regards

Thomas

  • Hi Thomas,

    The System Interconnect Functional Description Section of the TRM, is a good place to start.  The subsections of this section include

    • Section 3.3.1, Master Slave Connections
    • Section 3.3.2 Quality of Service 
    • Section 3.3.3 Route
    • Section 3.3.4 Initiator-Side Security Control and Firewalls.

    Regards,

    kb

  • Thanks a lot for your first answer, we know these chapters. But is there a more specific document at TI side (e.g. similarly to the safety manual) providing an analysis describing the potential bottle necks from a top-down approach?

    Regards

    Thomas