• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 98 subscribers
  • Views 158 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TDA4VM: MCU domain

Nancy Wang
Expert 8210 points
Part Number: TDA4VM

Hi,

Customer wants to run MCU domain application on DDR, Is this possible? If yes, will the crash of the main domain in this case affect the running of RTOS applications on the MCU domain?

  • +1
    TI__Mastermind 36307 points

    Hello,

    Yes, an application can run from DDR for the MCU domain, such as running on MCU1_0 or MCU1_1.

    Since the DDR is in the main domain, a failure can result in the DDR become inaccessible. The behavior after the crash can vary depending on the nature of the crash.

    The linker files in the PDK show how an application could be linked to run from DDR.

    ti/build/j721e/linker_r5.lds:

     63     .intvecs       : {} palign(8)      > VECTORS
     64     .intc_text     : {} palign(8)      > VECTORS
     65     .rstvectors    : {} palign(8)      > RESET_VECTORS
     66     .bootCode      : {} palign(8)      > MSMC3
     67     .startupCode   : {} palign(8)      > MSMC3
     68     .startupData   : {} palign(8)      > MSMC3, type = NOINIT
     69     .text          : {} palign(8)      > DDR0
     70     .const         : {} palign(8)      > DDR0
     71     .rodata        : {} palign(8)      > DDR0
     72     .cinit         : {} palign(8)      > DDR0
     73     .pinit         : {} palign(8)      > DDR0
     74     .bss           : {} align(4)       > DDR0
     75     .far           : {} align(4)       > DDR0
     76     .data          : {} palign(128)    > DDR0
     77     .sysmem        : {}                > DDR0
     78     .data_buffer   : {} palign(128)    > DDR0
     79     .bss.devgroup* : {} align(4)       > DDR0
     80     .const.devgroup*: {} align(4)      > DDR0
     81     .boardcfg_data : {} align(4)       > DDR0

    Please let me know if you have further questions.

    Regards,

    Erick