TDA4VM: Get output bin file in TDA4VM chip environment

Hyunsun Hong

Part Number: TDA4VM

Hello TI,

Is it possible to get the output bin file of inference in TDA4VM?

I have been trying to import BlitzNet (deep learning model) in TIDL, and I have tried to use the object detection post processing that is provided by TIDL.

I tried all methods that TIDL provides (Object detection API, metaArch).

Found that all of the post processing methods doesn't work for this model.

So I have cut the model right before post processing steps and imported in TIDL. (Trying to do post processing on CPU)

And it worked in emulation environment.

Config file for inference is as below.

inFileFormat = 2

postProcType = 0

netBinFile = "testvecs/config/tidl_models/tflite/tidl_net_blitznet.bin"

ioConfigFile = "testvecs/config/tidl_models/tflite/tidl_io_blitznet1.bin"

inData = testvecs/config/detection_list.txt

outData = testvecs/output/blitznet.bin

writeTraceLevel = 3

debugTraceLevel = 1

writeOutput = 2

However, in TDA4VM environment, it doesn’t work. Actully there was no explicit error message, but inference execution never ends (like infinite loop).

Is there have any way to get output tensor bin file in the TDA4VM inference process?

over 4 years ago

0 Praveen Eppa1 over 4 years ago

TI__Genius 17580 points

Hi,

May I know the steps you followed to run inference execution on TDA4VM.

Please try with debugTraceLevel = 3 and that will print debug information to identify where the execution is stopping.

Thanks,

Praveen

0 Hyunsun Hong over 4 years ago in reply to Praveen Eppa1

Prodigy 40 points

Basically, I followed TIDL-RT inference steps as below.

Then, I tried with debugTraceLevel = 3 as you mentioned and result is as below.

Thank you.

0 Praveen Eppa1 over 4 years ago in reply to Hyunsun Hong

TI__Genius 17580 points

Hi,

I don't see any debug prints coming in the log, looks like you haven't run "vision_apps_init.sh"

Could you please run below before running TIDL out file.

cd /opt/vision_apps

source ./vision_apps_init.sh

Thanks,

Praveen

0 Hyunsun Hong over 4 years ago in reply to Praveen Eppa1

Prodigy 40 points

Hi,

In environment, there was no 'vision_apps_init.sh' file in 'cd /opt/vision_apps'.

Instead, I executed './vx_app_arm_remote_log.out' file in '/opt/vision_apps'.

The results are as below.

I hope this results may help.

Thanks.

0 Praveen Eppa1 over 4 years ago in reply to Hyunsun Hong

TI__Genius 17580 points

Hi,

This error looks like, your model is requesting very high DDR memory and TIDL is not able to allocate, we need to check why are you requesting such large memory buffer, for that could you please share the "bufinfolog.txt" file present in "ti_dl/test/testvecs/config/tidl_models/tflite/blitznet" folder

Thanks,

Praveen

0 Hyunsun Hong over 4 years ago in reply to Praveen Eppa1

Prodigy 40 points

Hi,

I tried to find"bufinfolog.txt in 'ti_dl/test/testvecs/config/tidl_models/tflite/blitznet". However there is no such directory on my board.

Instead, there exist "opt/tidl_test/testvecs/config/tidl_models/tflites' directory but only model bin files.

Thanks.

Processors

Processors forum

TDA4VM: Get output bin file in TDA4VM chip environment