This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMDSEVM6678: Problem with POWER ON SELF TEST

Part Number: TMDSEVM6678

Hi all

we have a problem with our new TMDSEVM6678L evaluation module.

Using the DIP switches we start the power on self test but the step involving the Periferal EMAC generates an error.

How can we solve this problem?

Thanks in advance.

  • Maurizio,

    Please post the error screenshot you received.

    Regards

    Shankari G

  • Hi Shankari

    Here is the screenshot of the Power on self test. Arriived at the POST EMAC loopback test doesn't continue over.

    [C66xx_0] NOR Writer Utility Version 01.00.00.03
    
    Flashing sector 0 (0 bytes of 623576)
    Flashing sector 1 (65536 bytes of 623576)
    Flashing sector 2 (131072 bytes of 623576)
    Flashing sector 3 (196608 bytes of 623576)
    Flashing sector 4 (262144 bytes of 623576)
    Flashing sector 5 (327680 bytes of 623576)
    Flashing sector 6 (393216 bytes of 623576)
    Flashing sector 7 (458752 bytes of 623576)
    Flashing sector 8 (524288 bytes of 623576)
    Flashing sector 9 (589824 bytes of 623576)
    Reading and verifying sector 0 (0 bytes of 623576)
    Failure in sector 0, at byte 1, (at byte 0 in the data file) expected 0x00000000, read 0x00000008
    NOR read verify failed

    Regards

  • Maruizio,

    Team is trying to validate the Power on Self test and will post updates shortly.

    Regards

    Karthik

  • Maruizio,

    I am able to successfully run the Power on self test on C6657  board.

    The difference is ...I am running the POST test version 1.00.00.08 and yours is 1.00.00.06

    ---

    From your snapshot of errors.... I think, in your board, the NOR memory has gone bad with bad sectors...

    No problem seen with the power on self test.

    Try changing the NOR memory and repeat the steps...

    -----

    Here you go with the steps and videos.

    DIP switch settings: for C6657 board. ( Please have appropriate switch settings for C6678 board)

     DIP SW 3: 0 1 1 1 1 1 1 1

    DIP SW 5: 1 1 1 1 1 1 1 1 

    Regards

    Shankari G

  • Hi Shankari

    are you asking us to physically remove de NOR memory from the evaluation bord?

    It's impossible for us to remove the NOR memory and the evaluation board is still under warranty.

    Regards

  • Hi Maruizio,

    OK, I understand your concern.

    As I told you in the first point, Please use the latest version of "POST" from the PROCESSOR-SDK-RTOS-C667x  06_03_00_106
    https://software-dl.ti.com/processor-sdk-rtos/esd/C667x/latest/index_FDS.html

    Check, that you are using the version,  "1.00.00.08 " and please reply to me, if the error still persist...

    Meanwhile. Let me also run the same POST test ( part of Processor SDK 6.3 )  on the C6678 EVM ( the one, which you have in hand) 

    Regards

    Shankari G

  • Maruizio

    Able to run the POST test on C6678 too. The version used is "1.00.00.08 " from the PROCESSOR-SDK-RTOS-C667x  06_03_00_106
    https://software-dl.ti.com/processor-sdk-rtos/esd/C667x/latest/index_FDS.html

    In version, 1.00.00.08, I could see only the "External memory tests" after the SPI-NOR and NAND test.

    Please use this version and let me know the results.

    Regards

    Shankari G