This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

SK-TDA4VM: graph failed problem on TDA4 Board

Part Number: SK-TDA4VM
Other Parts Discussed in Thread: TDA4VM

Hello TI.

I'm working on inferencing BlitzNet on TDA4 Board. 

But I got a problem like this.

/opt ./vx_app_arm_remote.log

I checked the log about the Inferencing log under /opt/vx_app_arm_remote.log

Also, I found the similar Question in TI forum "Graph failed problem"

[reference link]

 https://e2e.ti.com/support/processors-group/processors/f/processors-forum/1084744/sk-tda4vm-tidl_rt_ovx-error-verifying-tidl-graph-failed

And I read that I should increase the memory size in DDR to accommodate these large requests. so I'm going to follow the next link

https://software-dl.ti.com/jacinto7/esd/processor-sdk-rtos-jacinto7/08_01_00_13/exports/docs/psdk_rtos/docs/user_guide/developer_notes_memory_map.html

 

You mean that I have to follow the code from that link right?

Board Environment : TDA4VM (ti-processor-sdk-rtos-j721e-evm-08_00_01_13)

Execution Path : /opt/tidl_test

ti-processor Path : /mnt/ti-processor-sdk-rtos-j721e-evm-08_00_01_13

  • [MCU2_0] 4.138725 s: CIO: Init ... Done !!!
    [MCU2_0] 4.138778 s: ### CPU Frequency = 1000000000 Hz
    [MCU2_0] 4.138807 s: APP: Init ... !!!
    [MCU2_0] 4.138825 s: SCICLIENT: Init ... !!!
    [MCU2_0] 4.139024 s: SCICLIENT: DMSC FW version [21.5.0--v2021.05 (Terrific Llam]
    [MCU2_0] 4.139060 s: SCICLIENT: DMSC FW revision 0x15
    [MCU2_0] 4.139083 s: SCICLIENT: DMSC FW ABI revision 3.1
    [MCU2_0] 4.139106 s: SCICLIENT: Init ... Done !!!
    [MCU2_0] 4.139126 s: UDMA: Init ... !!!
    [MCU2_0] 4.140127 s: UDMA: Init ... Done !!!
    [MCU2_0] 4.140171 s: MEM: Init ... !!!
    [MCU2_0] 4.140201 s: MEM: Created heap (DDR_SHARED_MEM, id=0, flags=0x00000004) @ e1000000 of size 16777216 bytes !!!
    [MCU2_0] 4.140250 s: MEM: Created heap (L3_MEM, id=1, flags=0x00000000) @ 3600000 of size 262144 bytes !!!
    [MCU2_0] 4.140291 s: MEM: Created heap (DDR_NON_CACHE_ME, id=5, flags=0x00000000) @ d8000000 of size 16777216 bytes !!!
    [MCU2_0] 4.140333 s: MEM: Init ... Done !!!
    [MCU2_0] 4.140361 s: IPC: Init ... !!!
    [MCU2_0] 4.140407 s: IPC: 6 CPUs participating in IPC !!!
    [MCU2_0] 4.140444 s: IPC: Waiting for HLOS to be ready ... !!!
    [MCU2_0] 20.406264 s: IPC: HLOS is ready !!!
    [MCU2_0] 20.411434 s: IPC: Init ... Done !!!
    [MCU2_0] 20.411486 s: APP: Syncing with 5 CPUs ... !!!
    [MCU2_0] 21.357581 s: APP: Syncing with 5 CPUs ... Done !!!
    [MCU2_0] 21.357621 s: REMOTE_SERVICE: Init ... !!!
    [MCU2_0] 21.358914 s: REMOTE_SERVICE: Init ... Done !!!
    [MCU2_0] 21.359009 s: FVID2: Init ... !!!
    [MCU2_0] 21.359067 s: FVID2: Init ... Done !!!
    [MCU2_0] 21.359107 s: DSS: Init ... !!!
    [MCU2_0] 21.359128 s: DSS: Display type is eDP !!!
    [MCU2_0] 21.359149 s: DSS: M2M Path is enabled !!!
    [MCU2_0] 21.359170 s: DSS: SoC init ... !!!
    [MCU2_0] 21.359187 s: SCICLIENT: Sciclient_pmSetModuleState module=152 state=2
    [MCU2_0] 21.359366 s: SCICLIENT: Sciclient_pmSetModuleState success
    [MCU2_0] 21.359398 s: SCICLIENT: Sciclient_pmSetModuleState module=297 state=2
    [MCU2_0] 21.359560 s: SCICLIENT: Sciclient_pmSetModuleState success
    [MCU2_0] 21.359586 s: SCICLIENT: Sciclient_pmSetModuleState module=151 state=2
    [MCU2_0] 21.359985 s: SCICLIENT: Sciclient_pmSetModuleState success
    [MCU2_0] 21.360011 s: SCICLIENT: Sciclient_pmSetModuleClkParent module=152 clk=9 parent=11
    [MCU2_0] 21.360490 s: SCICLIENT: Sciclient_pmSetModuleClkParent success
    [MCU2_0] 21.360519 s: SCICLIENT: Sciclient_pmSetModuleClkParent module=152 clk=13 parent=18
    [MCU2_0] 21.360979 s: SCICLIENT: Sciclient_pmSetModuleClkParent success
    [MCU2_0] 21.361007 s: SCICLIENT: Sciclient_pmSetModuleClkParent module=152 clk=1 parent=2
    [MCU2_0] 21.361365 s: SCICLIENT: Sciclient_pmSetModuleClkParent success
    [MCU2_0] 21.361395 s: SCICLIENT: Sciclient_pmSetModuleClkFreq module=152 clk=1 freq=148500000
    [MCU2_0] 21.362621 s: SCICLIENT: Sciclient_pmSetModuleClkFreq success
    [MCU2_0] 21.362648 s: SCICLIENT: Sciclient_pmModuleClkRequest module=152 clk=1 state=2 flag=0
    [MCU2_0] 21.363101 s: SCICLIENT: Sciclient_pmModuleClkRequest success
    [MCU2_0] 21.363127 s: DSS: SoC init ... Done !!!
    [MCU2_0] 21.363147 s: DSS: Board init ... !!!
    [MCU2_0] 21.363168 s: DSS: Turning on DP_PWR pin for eDP adapters ... !!!
    [MCU2_0] 21.408355 s: DSS: Turning on DP_PWR pin for eDP adapters ... Done!!!
    [MCU2_0] 21.408402 s: DSS: Board init ... Done !!!
    [MCU2_0] 21.425772 s: DSS: Init ... Done !!!
    [MCU2_0] 21.425823 s: VHWA: VPAC Init ... !!!
    [MCU2_0] 21.425846 s: SCICLIENT: Sciclient_pmSetModuleState module=290 state=2
    [MCU2_0] 21.426003 s: SCICLIENT: Sciclient_pmSetModuleState success
    [MCU2_0] 21.426033 s: VHWA: LDC Init ... !!!
    [MCU2_0] 21.428917 s: VHWA: LDC Init ... Done !!!
    [MCU2_0] 21.428964 s: VHWA: MSC Init ... !!!
    [MCU2_0] 21.437786 s: VHWA: MSC Init ... Done !!!
    [MCU2_0] 21.437831 s: VHWA: NF Init ... !!!
    [MCU2_0] 21.439345 s: VHWA: NF Init ... Done !!!
    [MCU2_0] 21.439387 s: VHWA: VISS Init ... !!!
    [MCU2_0] 21.448499 s: VHWA: VISS Init ... Done !!!
    [MCU2_0] 21.448549 s: VHWA: VPAC Init ... Done !!!
    [MCU2_0] 21.448586 s: VX_ZONE_INIT:Enabled
    [MCU2_0] 21.448608 s: VX_ZONE_ERROR:Enabled
    [MCU2_0] 21.448627 s: VX_ZONE_WARNING:Enabled
    [MCU2_0] 21.449533 s: VX_ZONE_INIT:[tivxPlatformCreateTargetId:55] Added target IPU1-0
    [MCU2_0] 21.449699 s: VX_ZONE_INIT:[tivxPlatformCreateTargetId:55] Added target VPAC_NF
    [MCU2_0] 21.449862 s: VX_ZONE_INIT:[tivxPlatformCreateTargetId:55] Added target VPAC_LDC1
    [MCU2_0] 21.450024 s: VX_ZONE_INIT:[tivxPlatformCreateTargetId:55] Added target VPAC_MSC1
    [MCU2_0] 21.450195 s: VX_ZONE_INIT:[tivxPlatformCreateTargetId:55] Added target VPAC_MSC2
    [MCU2_0] 21.450427 s: VX_ZONE_INIT:[tivxPlatformCreateTargetId:55] Added target VPAC_VISS1
    [MCU2_0] 21.450620 s: VX_ZONE_INIT:[tivxPlatformCreateTargetId:55] Added target CAPTURE1
    [MCU2_0] 21.450806 s: VX_ZONE_INIT:[tivxPlatformCreateTargetId:55] Added target CAPTURE2
    [MCU2_0] 21.451012 s: VX_ZONE_INIT:[tivxPlatformCreateTargetId:55] Added target DISPLAY1
    [MCU2_0] 21.451200 s: VX_ZONE_INIT:[tivxPlatformCreateTargetId:55] Added target DISPLAY2
    [MCU2_0] 21.451389 s: VX_ZONE_INIT:[tivxPlatformCreateTargetId:55] Added target CSITX
    [MCU2_0] 21.451607 s: VX_ZONE_INIT:[tivxPlatformCreateTargetId:55] Added target CAPTURE3
    [MCU2_0] 21.451795 s: VX_ZONE_INIT:[tivxPlatformCreateTargetId:55] Added target CAPTURE4
    [MCU2_0] 21.451982 s: VX_ZONE_INIT:[tivxPlatformCreateTargetId:55] Added target CAPTURE5
    [MCU2_0] 21.452177 s: VX_ZONE_INIT:[tivxPlatformCreateTargetId:55] Added target CAPTURE6
    [MCU2_0] 21.452381 s: VX_ZONE_INIT:[tivxPlatformCreateTargetId:55] Added target CAPTURE7
    [MCU2_0] 21.452572 s: VX_ZONE_INIT:[tivxPlatformCreateTargetId:55] Added target CAPTURE8
    [MCU2_0] 21.452745 s: VX_ZONE_INIT:[tivxPlatformCreateTargetId:55] Added target DSS_M2M1
    [MCU2_0] 21.452919 s: VX_ZONE_INIT:[tivxPlatformCreateTargetId:55] Added target DSS_M2M2
    [MCU2_0] 21.453092 s: VX_ZONE_INIT:[tivxPlatformCreateTargetId:55] Added target DSS_M2M3
    [MCU2_0] 21.453252 s: VX_ZONE_INIT:[tivxPlatformCreateTargetId:55] Added target DSS_M2M4
    [MCU2_0] 21.453294 s: VX_ZONE_INIT:[tivxInit:71] Initialization Done !!!
    [MCU2_0] 21.453321 s: APP: OpenVX Target kernel init ... !!!
    [MCU2_0] 21.465238 s: APP: OpenVX Target kernel init ... Done !!!
    [MCU2_0] 21.465286 s: CSI2RX: Init ... !!!
    [MCU2_0] 21.465305 s: SCICLIENT: Sciclient_pmSetModuleState module=25 state=2
    [MCU2_0] 21.465422 s: SCICLIENT: Sciclient_pmSetModuleState success
    [MCU2_0] 21.465453 s: SCICLIENT: Sciclient_pmSetModuleState module=26 state=2
    [MCU2_0] 21.465568 s: SCICLIENT: Sciclient_pmSetModuleState success
    [MCU2_0] 21.465596 s: SCICLIENT: Sciclient_pmSetModuleState module=27 state=2
    [MCU2_0] 21.465683 s: SCICLIENT: Sciclient_pmSetModuleState success
    [MCU2_0] 21.465707 s: SCICLIENT: Sciclient_pmSetModuleState module=147 state=2
    [MCU2_0] 21.465773 s: SCICLIENT: Sciclient_pmSetModuleState success
    [MCU2_0] 21.465799 s: SCICLIENT: Sciclient_pmSetModuleState module=148 state=2
    [MCU2_0] 21.465863 s: SCICLIENT: Sciclient_pmSetModuleState success
    [MCU2_0] 21.466466 s: CSI2RX: Init ... Done !!!
    [MCU2_0] 21.466516 s: CSI2TX: Init ... !!!
    [MCU2_0] 21.466538 s: SCICLIENT: Sciclient_pmSetModuleState module=25 state=2
    [MCU2_0] 21.466625 s: SCICLIENT: Sciclient_pmSetModuleState success
    [MCU2_0] 21.466654 s: SCICLIENT: Sciclient_pmSetModuleState module=28 state=2
    [MCU2_0] 21.466763 s: SCICLIENT: Sciclient_pmSetModuleState success
    [MCU2_0] 21.466791 s: SCICLIENT: Sciclient_pmSetModuleState module=296 state=2
    [MCU2_0] 21.466882 s: SCICLIENT: Sciclient_pmSetModuleState success
    [MCU2_0] 21.467355 s: CSI2TX: Init ... Done !!!
    [MCU2_0] 21.467400 s: ISS: Init ... !!!
    [MCU2_0] 21.467426 s: Found sensor IMX390-UB953_D3 at location 0
    [MCU2_0] 21.467458 s: Found sensor AR0233-UB953_MARS at location 1
    [MCU2_0] 21.467490 s: Found sensor AR0820-UB953_LI at location 2
    [MCU2_0] 21.467518 s: Found sensor UB9xxx_RAW12_TESTPATTERN at location 3
    [MCU2_0] 21.467546 s: Found sensor UB96x_UYVY_TESTPATTERN at location 4
    [MCU2_0] 21.467574 s: Found sensor GW_AR0233_UYVY at location 5
    [MCU2_0] 21.467600 s: Found sensor NVP2650-MAX9296 at location 6
    [MCU2_0] 21.467625 s: IssSensor_Init ... Done !!!
    [MCU2_0] 21.467694 s: vissRemoteServer_Init ... Done !!!
    [MCU2_0] 21.467757 s: IttRemoteServer_Init ... Done !!!
    [MCU2_0] 21.467789 s: UDMA Copy: Init ... !!!
    [MCU2_0] 21.469318 s: UDMA Copy: Init ... Done !!!
    [MCU2_0] 21.469400 s: APP: Init ... Done !!!
    [MCU2_0] 21.469431 s: APP: Run ... !!!
    [MCU2_0] 21.469451 s: IPC: Starting echo test ...
    [MCU2_0] 21.471410 s: APP: Run ... Done !!!
    [MCU2_0] 21.472541 s: IPC: Echo status: mpu1_0[x] mcu2_0[s] mcu2_1[P] C66X_1[.] C66X_2[.] C7X_1[.]
    [MCU2_0] 21.472633 s: IPC: Echo status: mpu1_0[x] mcu2_0[s] mcu2_1[P] C66X_1[P] C66X_2[.] C7X_1[.]
    [MCU2_0] 21.472703 s: IPC: Echo status: mpu1_0[x] mcu2_0[s] mcu2_1[P] C66X_1[P] C66X_2[P] C7X_1[.]
    [MCU2_0] 21.472772 s: IPC: Echo status: mpu1_0[x] mcu2_0[s] mcu2_1[P] C66X_1[P] C66X_2[P] C7X_1[P]
    [MCU2_1] 4.418546 s: CIO: Init ... Done !!!
    [MCU2_1] 4.418597 s: ### CPU Frequency = 1000000000 Hz
    [MCU2_1] 4.418628 s: APP: Init ... !!!
    [MCU2_1] 4.418647 s: SCICLIENT: Init ... !!!
    [MCU2_1] 4.418847 s: SCICLIENT: DMSC FW version [21.5.0--v2021.05 (Terrific Llam]
    [MCU2_1] 4.418883 s: SCICLIENT: DMSC FW revision 0x15
    [MCU2_1] 4.418908 s: SCICLIENT: DMSC FW ABI revision 3.1
    [MCU2_1] 4.418932 s: SCICLIENT: Init ... Done !!!
    [MCU2_1] 4.418952 s: UDMA: Init ... !!!
    [MCU2_1] 4.420003 s: UDMA: Init ... Done !!!
    [MCU2_1] 4.420046 s: MEM: Init ... !!!
    [MCU2_1] 4.420079 s: MEM: Created heap (DDR_SHARED_MEM, id=0, flags=0x00000004) @ e2000000 of size 16777216 bytes !!!
    [MCU2_1] 4.420128 s: MEM: Created heap (L3_MEM, id=1, flags=0x00000001) @ 3640000 of size 262144 bytes !!!
    [MCU2_1] 4.420171 s: MEM: Created heap (DDR_NON_CACHE_ME, id=5, flags=0x00000000) @ d9000000 of size 117440512 bytes !!!
    [MCU2_1] 4.420224 s: MEM: Init ... Done !!!
    [MCU2_1] 4.420243 s: IPC: Init ... !!!
    [MCU2_1] 4.420286 s: IPC: 6 CPUs participating in IPC !!!
    [MCU2_1] 4.420322 s: IPC: Waiting for HLOS to be ready ... !!!
    [MCU2_1] 21.352538 s: IPC: HLOS is ready !!!
    [MCU2_1] 21.357491 s: IPC: Init ... Done !!!
    [MCU2_1] 21.357543 s: APP: Syncing with 5 CPUs ... !!!
    [MCU2_1] 21.357580 s: APP: Syncing with 5 CPUs ... Done !!!
    [MCU2_1] 21.357607 s: REMOTE_SERVICE: Init ... !!!
    [MCU2_1] 21.358924 s: REMOTE_SERVICE: Init ... Done !!!
    [MCU2_1] 21.359018 s: FVID2: Init ... !!!
    [MCU2_1] 21.359081 s: FVID2: Init ... Done !!!
    [MCU2_1] 21.359110 s: VHWA: DMPAC: Init ... !!!
    [MCU2_1] 21.359133 s: SCICLIENT: Sciclient_pmSetModuleState module=48 state=2
    [MCU2_1] 21.359284 s: SCICLIENT: Sciclient_pmSetModuleState success
    [MCU2_1] 21.359314 s: SCICLIENT: Sciclient_pmSetModuleState module=305 state=2
    [MCU2_1] 21.359413 s: SCICLIENT: Sciclient_pmSetModuleState success
    [MCU2_1] 21.359441 s: VHWA: DOF Init ... !!!
    [MCU2_1] 21.368571 s: VHWA: DOF Init ... Done !!!
    [MCU2_1] 21.368618 s: VHWA: SDE Init ... !!!
    [MCU2_1] 21.370832 s: VHWA: SDE Init ... Done !!!
    [MCU2_1] 21.370876 s: VHWA: DMPAC: Init ... Done !!!
    [MCU2_1] 21.370912 s: VX_ZONE_INIT:Enabled
    [MCU2_1] 21.370938 s: VX_ZONE_ERROR:Enabled
    [MCU2_1] 21.370959 s: VX_ZONE_WARNING:Enabled
    [MCU2_1] 21.371862 s: VX_ZONE_INIT:[tivxPlatformCreateTargetId:55] Added target DMPAC_SDE
    [MCU2_1] 21.372037 s: VX_ZONE_INIT:[tivxPlatformCreateTargetId:55] Added target DMPAC_DOF
    [MCU2_1] 21.372090 s: VX_ZONE_INIT:[tivxInit:71] Initialization Done !!!
    [MCU2_1] 21.372122 s: APP: OpenVX Target kernel init ... !!!
    [MCU2_1] 21.372342 s: APP: OpenVX Target kernel init ... Done !!!
    [MCU2_1] 21.372378 s: UDMA Copy: Init ... !!!
    [MCU2_1] 21.373885 s: UDMA Copy: Init ... Done !!!
    [MCU2_1] 21.373935 s: APP: Init ... Done !!!
    [MCU2_1] 21.373960 s: APP: Run ... !!!
    [MCU2_1] 21.373980 s: IPC: Starting echo test ...
    [MCU2_1] 21.375814 s: APP: Run ... Done !!!
    [MCU2_1] 21.376648 s: IPC: Echo status: mpu1_0[x] mcu2_0[x] mcu2_1[s] C66X_1[P] C66X_2[.] C7X_1[.]
    [MCU2_1] 21.376731 s: IPC: Echo status: mpu1_0[x] mcu2_0[x] mcu2_1[s] C66X_1[P] C66X_2[P] C7X_1[.]
    [MCU2_1] 21.376805 s: IPC: Echo status: mpu1_0[x] mcu2_0[x] mcu2_1[s] C66X_1[P] C66X_2[P] C7X_1[P]
    [MCU2_1] 21.472542 s: IPC: Echo status: mpu1_0[x] mcu2_0[P] mcu2_1[s] C66X_1[P] C66X_2[P] C7X_1[P]
    [C6x_1 ] 4.906609 s: CIO: Init ... Done !!!
    [C6x_1 ] 4.906633 s: ### CPU Frequency = 1350000000 Hz
    [C6x_1 ] 4.906644 s: APP: Init ... !!!
    [C6x_1 ] 4.906652 s: SCICLIENT: Init ... !!!
    [C6x_1 ] 4.906843 s: SCICLIENT: DMSC FW version [21.5.0--v2021.05 (Terrific Llam]
    [C6x_1 ] 4.906856 s: SCICLIENT: DMSC FW revision 0x15
    [C6x_1 ] 4.906866 s: SCICLIENT: DMSC FW ABI revision 3.1
    [C6x_1 ] 4.906877 s: SCICLIENT: Init ... Done !!!
    [C6x_1 ] 4.906886 s: UDMA: Init ... !!!
    [C6x_1 ] 4.908066 s: UDMA: Init ... Done !!!
    [C6x_1 ] 4.908088 s: MEM: Init ... !!!
    [C6x_1 ] 4.908100 s: MEM: Created heap (DDR_SHARED_MEM, id=0, flags=0x00000004) @ e4000000 of size 16777216 bytes !!!
    [C6x_1 ] 4.908118 s: MEM: Created heap (L2_MEM, id=2, flags=0x00000001) @ 800000 of size 229376 bytes !!!
    [C6x_1 ] 4.908133 s: MEM: Created heap (DDR_SCRATCH_MEM, id=4, flags=0x00000001) @ e5000000 of size 50331648 bytes !!!
    [C6x_1 ] 4.908150 s: MEM: Init ... Done !!!
    [C6x_1 ] 4.908158 s: IPC: Init ... !!!
    [C6x_1 ] 4.908178 s: IPC: 6 CPUs participating in IPC !!!
    [C6x_1 ] 4.908191 s: IPC: Waiting for HLOS to be ready ... !!!
    [C6x_1 ] 19.232677 s: IPC: HLOS is ready !!!
    [C6x_1 ] 19.236132 s: IPC: Init ... Done !!!
    [C6x_1 ] 19.236159 s: APP: Syncing with 5 CPUs ... !!!
    [C6x_1 ] 21.357580 s: APP: Syncing with 5 CPUs ... Done !!!
    [C6x_1 ] 21.357596 s: REMOTE_SERVICE: Init ... !!!
    [C6x_1 ] 21.358252 s: REMOTE_SERVICE: Init ... Done !!!
    [C6x_1 ] 21.358290 s: VX_ZONE_INIT:Enabled
    [C6x_1 ] 21.358302 s: VX_ZONE_ERROR:Enabled
    [C6x_1 ] 21.358311 s: VX_ZONE_WARNING:Enabled
    [C6x_1 ] 21.359160 s: VX_ZONE_INIT:[tivxInit:71] Initialization Done !!!
    [C6x_1 ] 21.359178 s: APP: OpenVX Target kernel init ... !!!
    [C6x_1 ] 21.359458 s: APP: OpenVX Target kernel init ... Done !!!
    [C6x_1 ] 21.359479 s: UDMA Copy: Init ... !!!
    [C6x_1 ] 21.363923 s: UDMA Copy: Init ... Done !!!
    [C6x_1 ] 21.363943 s: APP: Init ... Done !!!
    [C6x_1 ] 21.364617 s: APP: Run ... !!!
    [C6x_1 ] 21.364628 s: IPC: Starting echo test ...
    [C6x_1 ] 21.365796 s: APP: Run ... Done !!!
    [C6x_1 ] 21.366095 s: IPC: Echo status: mpu1_0[x] mcu2_0[x] mcu2_1[x] C66X_1[s] C66X_2[P] C7X_1[.]
    [C6x_1 ] 21.366126 s: IPC: Echo status: mpu1_0[x] mcu2_0[x] mcu2_1[x] C66X_1[s] C66X_2[P] C7X_1[P]
    [C6x_1 ] 21.376473 s: IPC: Echo status: mpu1_0[x] mcu2_0[x] mcu2_1[P] C66X_1[s] C66X_2[P] C7X_1[P]
    [C6x_1 ] 21.472273 s: IPC: Echo status: mpu1_0[x] mcu2_0[P] mcu2_1[P] C66X_1[s] C66X_2[P] C7X_1[P]
    [C6x_2 ] 5.392421 s: CIO: Init ... Done !!!
    [C6x_2 ] 5.392447 s: ### CPU Frequency = 1350000000 Hz
    [C6x_2 ] 5.392457 s: APP: Init ... !!!
    [C6x_2 ] 5.392464 s: SCICLIENT: Init ... !!!
    [C6x_2 ] 5.392653 s: SCICLIENT: DMSC FW version [21.5.0--v2021.05 (Terrific Llam]
    [C6x_2 ] 5.392671 s: SCICLIENT: DMSC FW revision 0x15
    [C6x_2 ] 5.392681 s: SCICLIENT: DMSC FW ABI revision 3.1
    [C6x_2 ] 5.392691 s: SCICLIENT: Init ... Done !!!
    [C6x_2 ] 5.392702 s: UDMA: Init ... !!!
    [C6x_2 ] 5.394002 s: UDMA: Init ... Done !!!
    [C6x_2 ] 5.394025 s: MEM: Init ... !!!
    [C6x_2 ] 5.394036 s: MEM: Created heap (DDR_SHARED_MEM, id=0, flags=0x00000004) @ e8000000 of size 16777216 bytes !!!
    [C6x_2 ] 5.394055 s: MEM: Created heap (L2_MEM, id=2, flags=0x00000001) @ 800000 of size 229376 bytes !!!
    [C6x_2 ] 5.394070 s: MEM: Created heap (DDR_SCRATCH_MEM, id=4, flags=0x00000001) @ e9000000 of size 50331648 bytes !!!
    [C6x_2 ] 5.394086 s: MEM: Init ... Done !!!
    [C6x_2 ] 5.394093 s: IPC: Init ... !!!
    [C6x_2 ] 5.394112 s: IPC: 6 CPUs participating in IPC !!!
    [C6x_2 ] 5.394126 s: IPC: Waiting for HLOS to be ready ... !!!
    [C6x_2 ] 19.986981 s: IPC: HLOS is ready !!!
    [C6x_2 ] 19.990324 s: IPC: Init ... Done !!!
    [C6x_2 ] 19.990350 s: APP: Syncing with 5 CPUs ... !!!
    [C6x_2 ] 21.357581 s: APP: Syncing with 5 CPUs ... Done !!!
    [C6x_2 ] 21.357596 s: REMOTE_SERVICE: Init ... !!!
    [C6x_2 ] 21.358256 s: REMOTE_SERVICE: Init ... Done !!!
    [C6x_2 ] 21.358294 s: VX_ZONE_INIT:Enabled
    [C6x_2 ] 21.358304 s: VX_ZONE_ERROR:Enabled
    [C6x_2 ] 21.358313 s: VX_ZONE_WARNING:Enabled
    [C6x_2 ] 21.359143 s: VX_ZONE_INIT:[tivxInit:71] Initialization Done !!!
    [C6x_2 ] 21.359160 s: APP: OpenVX Target kernel init ... !!!
    [C6x_2 ] 21.359445 s: APP: OpenVX Target kernel init ... Done !!!
    [C6x_2 ] 21.359466 s: UDMA Copy: Init ... !!!
    [C6x_2 ] 21.363811 s: UDMA Copy: Init ... Done !!!
    [C6x_2 ] 21.363829 s: APP: Init ... Done !!!
    [C6x_2 ] 21.364516 s: APP: Run ... !!!
    [C6x_2 ] 21.364527 s: IPC: Starting echo test ...
    [C6x_2 ] 21.365608 s: APP: Run ... Done !!!
    [C6x_2 ] 21.365893 s: IPC: Echo status: mpu1_0[x] mcu2_0[x] mcu2_1[x] C66X_1[x] C66X_2[s] C7X_1[P]
    [C6x_2 ] 21.366092 s: IPC: Echo status: mpu1_0[x] mcu2_0[x] mcu2_1[x] C66X_1[P] C66X_2[s] C7X_1[P]
    [C6x_2 ] 21.376490 s: IPC: Echo status: mpu1_0[x] mcu2_0[x] mcu2_1[P] C66X_1[P] C66X_2[s] C7X_1[P]
    [C6x_2 ] 21.472279 s: IPC: Echo status: mpu1_0[x] mcu2_0[P] mcu2_1[P] C66X_1[P] C66X_2[s] C7X_1[P]
    [C7x_1 ] 5.937622 s: CIO: Init ... Done !!!
    [C7x_1 ] 5.937637 s: ### CPU Frequency = 1000000000 Hz
    [C7x_1 ] 5.937649 s: APP: Init ... !!!
    [C7x_1 ] 5.937656 s: SCICLIENT: Init ... !!!
    [C7x_1 ] 5.937830 s: SCICLIENT: DMSC FW version [21.5.0--v2021.05 (Terrific Llam]
    [C7x_1 ] 5.937844 s: SCICLIENT: DMSC FW revision 0x15
    [C7x_1 ] 5.937853 s: SCICLIENT: DMSC FW ABI revision 3.1
    [C7x_1 ] 5.937864 s: SCICLIENT: Init ... Done !!!
    [C7x_1 ] 5.937873 s: UDMA: Init ... !!!
    [C7x_1 ] 5.938752 s: UDMA: Init ... Done !!!
    [C7x_1 ] 5.938764 s: MEM: Init ... !!!
    [C7x_1 ] 5.938774 s: MEM: Created heap (DDR_SHARED_MEM, id=0, flags=0x00000004) @ 100000000 of size 268435456 bytes !!!
    [C7x_1 ] 5.938795 s: MEM: Created heap (L3_MEM, id=1, flags=0x00000001) @ 70020000 of size 8159232 bytes !!!
    [C7x_1 ] 5.938812 s: MEM: Created heap (L2_MEM, id=2, flags=0x00000001) @ 64800000 of size 491520 bytes !!!
    [C7x_1 ] 5.938830 s: MEM: Created heap (L1_MEM, id=3, flags=0x00000001) @ 64e00000 of size 16384 bytes !!!
    [C7x_1 ] 5.938847 s: MEM: Created heap (DDR_SCRATCH_MEM, id=4, flags=0x00000001) @ ec000000 of size 268435456 bytes !!!
    [C7x_1 ] 5.938865 s: MEM: Init ... Done !!!
    [C7x_1 ] 5.938872 s: IPC: Init ... !!!
    [C7x_1 ] 5.938885 s: IPC: 6 CPUs participating in IPC !!!
    [C7x_1 ] 5.938899 s: IPC: Waiting for HLOS to be ready ... !!!
    [C7x_1 ] 20.711284 s: IPC: HLOS is ready !!!
    [C7x_1 ] 20.713247 s: IPC: Init ... Done !!!
    [C7x_1 ] 20.713262 s: APP: Syncing with 5 CPUs ... !!!
    [C7x_1 ] 21.357581 s: APP: Syncing with 5 CPUs ... Done !!!
    [C7x_1 ] 21.357598 s: REMOTE_SERVICE: Init ... !!!
    [C7x_1 ] 21.357934 s: REMOTE_SERVICE: Init ... Done !!!
    [C7x_1 ] 21.357956 s: VX_ZONE_INIT:Enabled
    [C7x_1 ] 21.357968 s: VX_ZONE_ERROR:Enabled
    [C7x_1 ] 21.357979 s: VX_ZONE_WARNING:Enabled
    [C7x_1 ] 21.358209 s: VX_ZONE_INIT:[tivxInit:71] Initialization Done !!!
    [C7x_1 ] 21.358222 s: APP: OpenVX Target kernel init ... !!!
    [C7x_1 ] 21.358311 s: APP: OpenVX Target kernel init ... Done !!!
    [C7x_1 ] 21.358325 s: APP: Init ... Done !!!
    [C7x_1 ] 21.358337 s: APP: Run ... !!!
    [C7x_1 ] 21.358349 s: IPC: Starting echo test ...
    [C7x_1 ] 21.358888 s: APP: Run ... Done !!!
    [C7x_1 ] 21.365908 s: IPC: Echo status: mpu1_0[x] mcu2_0[x] mcu2_1[x] C66X_1[x] C66X_2[P] C7X_1[s]
    [C7x_1 ] 21.366101 s: IPC: Echo status: mpu1_0[x] mcu2_0[x] mcu2_1[x] C66X_1[P] C66X_2[P] C7X_1[s]
    [C7x_1 ] 21.376508 s: IPC: Echo status: mpu1_0[x] mcu2_0[x] mcu2_1[P] C66X_1[P] C66X_2[P] C7X_1[s]
    [C7x_1 ] 21.472294 s: IPC: Echo status: mpu1_0[x] mcu2_0[P] mcu2_1[P] C66X_1[P] C66X_2[P] C7X_1[s]
    [C7x_1 ] 297.048697 s: VX_ZONE_ERROR:[tivxAlgiVisionCreate:316] Calling ialg.algInit failed with status = -1111
    [C7x_1 ] 297.050193 s: VX_ZONE_WARNING:[tivxKernelTIDLCreate:615] All Interrupts DISABLED during TIDL process

  • Hi,

    Yes, Please use the developer notes you have mentioned in the link and follow PyTI_PSDK_RTOS section to change/generate memory map...
    SDK has an example python script at vision_apps/platform/<soc>/rtos/gen_linker_mem_map.py

    This can be due to very huge model requiring more than the available DDR size on board / or allocated for C7x. Please increase the C7x DDR size and check if the issue persists.

    Regards,
    Nikhil

  • gen_linker_mem_map.py

    I can read above script from gen_linker_mem_map.py.

    But there are no directory "${LINUX_KERNEL_PATH}/arch/arm64/boot/dtsti/ke-j721e-rtos-memory-map.dtsi"

    And I followed the documentation of increasing DDR size, I got an error during executing this.

    documentation for generating

    I want to know that Is it right to edit code in /mnt/ti-processor-sdk-rtos-j721e-evm-08_00_01_13/vision_apps/platform/<soc>/rtos/ ?

    Because on TDA4 Board, the execution directory is /opt/tidl_test.

    Actually I don't exactly know about the board mechanism, I just wonder it has relationship between /opt and /mnt.

    Sorry for lackness of my knowledge

    Thank you.

  • I got an error when I executed above command "/c66x_1/linker_mem_map.cmd"

    directory : "/mnt/ti-processor-sdk-rtos-j721e-evm-08_00_01_13/vision_apps/platform/<soc>/rtos/ "

  • We have to do like the above picture, but We can't find the r5_mpu.xs location.

  • Hi,

    Are you using RTOS SDK on SK board?
    because you had mentioned  Board Environment : TDA4VM (ti-processor-sdk-rtos-j721e-evm-08_00_01_13)

    So may I know if you are using RTOS SDK on SK board (or) Are you using EVM?

    Regards,
    Nikhil

  • Hello

    Actually there are some mistakes in previous question.

    I'm using J721EX-PM2-SOM rev E7 Board.

    When we boot the TDA4 Board, the script are shown like this.

    U-Boot SPL 2021.01-g53e79d0e89 (Aug 04 2021 - 23:32:00 +0000)
    Model: Texas Instruments K3 J721E SoC
    Board: J721EX-PM2-SOM rev E7
    SYSFW ABI: 3.1 (firmware rev 0x0015 '21.5.0--v2021.05 (Terrific Llam')
    Trying to boot from MMC2
    Starting ATF on ARM64 core...
    
    NOTICE:  BL31: v2.5(release):08.00.00.004-dirty
    NOTICE:  BL31: Built : 22:30:09, Aug  4 2021
    
    U-Boot SPL 2021.01-g53e79d0e89 (Aug 04 2021 - 22:33:28 +0000)
    Model: Texas Instruments K3 J721E SoC
    Board: J721EX-PM2-SOM rev E7
    SYSFW ABI: 3.1 (firmware rev 0x0015 '21.5.0--v2021.05 (Terrific Llam')
    Detected: J7X-BASE-CPB rev E3
    Detected: J7X-VSC8514-ETH rev E2
    Trying to boot from MMC2
    
    
    U-Boot 2021.01-g53e79d0e89 (Aug 04 2021 - 22:33:28 +0000)
    
    SoC:   J721E SR1.0
    Model: Texas Instruments K3 J721E SoC
    Board: J721EX-PM2-SOM rev E7
    DRAM:  4 GiB
    Flash: 0 Bytes
    MMC:   sdhci@4f80000: 0, sdhci@4fb0000: 1
    In:    serial@2800000
    Out:   serial@2800000
    Err:   serial@2800000
    Detected: J7X-BASE-CPB rev E3
    Detected: J7X-VSC8514-ETH rev E2
    Net:   am65_cpsw_nuss_slave ethernet@46000000: K3 CPSW: nuss_ver: 0x6BA00101 cpsw_ver: 0x6BA80100 ale_ver: 0x00293904 Ports:1 mdio_freq:1000000
    eth0: ethernet@46000000

    We are doing model Import and model Inference.

    In other computer, We import the model in "ti-processor-sdk-rtos-j721e-evm-08_00_00_12"

    And we used "bin" files from the Import condition to TDA4 Board for the inference.

    Semantic Segmentation, Classification models are Inferenced well in TDA4 Board but Object Detection model are not.

    We faced an error log like previous capture image.

    (Model Import :  "ti-processor-sdk-rtos-j721e-evm-08_00_00_12" on the Computer)

    we followed "model import" process referencing above link

    https://software-dl.ti.com/jacinto7/esd/processor-sdk-rtos-jacinto7/06_01_01_12/exports/docs/tidl_j7_01_00_01_00/ti_dl/docs/user_guide_html/md_tidl_user_model_deployment.html

    (Model Inference :  "J721EX-PM2-SOM rev E7 Board.")

    we followed "model inference" process referencing above link

    https://software-dl.ti.com/jacinto7/esd/processor-sdk-rtos-jacinto7/08_00_00_12/exports/docs/tidl_j7_08_00_00_10/ti_dl/docs/user_guide_html/md_tidl_sample_test.html

  • Hi,

    Understood.

    Were you able to run "gen_linker_mem_map.py" ?
    You could increase the DDR size for C7x in this gen_linker_mem_map.py python script and once you build it, all the necessary files will be generated.
    Along with these files, there would be changes done to "k3-j721e-rtos-memory-map.dtsi" file too from the script.

    The same changes that were done by the script in this file k3-j721e-rtos-memory-map.dtsi should also be done manually in the Linux SDK 8.0 in the location Linux_SDK/board-support/linux-5.10.41+gitAUTOINC+4c2eade9f7-g4c2eade9f7/arch/arm64/boot/dts/ti/k3-j721e-rtos-memory-map.dtsi inside the reserved section.

    After this go the Linux_SDK location in the terminal and do "make linux-dtbs".
    This would generate dtb files. 

    Build vision_apps and copy the file system to the SD card using the script make linux_fs_install_sd.
    Also copy the k3-j721e-edgeai-apps.dtbo and k3-j721e-vision-apps.dtbo from Linux_SDK/board-support/linux-5.10.41+gitAUTOINC+4c2eade9f7-g4c2eade9f7/arch/arm64/boot/dts/ti to the SD card rootfs/boot/ location.

    Regards,
    Nikhil


  • Hello

    Here is my new Error.

    Actually I re inference io.bin, net.bin file on TDA4 Board.

    But there is and Graph verify failed Message.

    I want to know the exact error on this 

    Error at line: 440 : in file /home/gtbldadm/psdk_installer_build_top_workarea/scratch_workarea/ti-processor-sdk-rtos-j721e-evm-08_00_00_12/tidl_j7_08_00_00_10/ti_dl/rt/test/a72/../../ceTest

    I couldn't find that directory on TDA4 Board.

    I found the error log like this ("./vx_app_arm_mem.out")

    APP: Init ... !!!
    MEM: Init ... !!!
    MEM: Initialized DMA HEAP (fd=4) !!!
    MEM: Init ... Done !!!
    IPC: Init ... !!!
    IPC: Init ... Done !!!
    REMOTE_SERVICE: Init ... !!!
    REMOTE_SERVICE: Init ... Done !!!
      2268.205822 s: GTC Frequency = 200 MHz
    APP: Init ... Done !!!
    APP_MEM: 0: Allocated memory @ 0xffff8e1b0000 of size 131072 bytes
    APP_MEM: 0: Translated virtual addr = 0xffff8e1b0000 -> phyical addr = b8000000
    APP_MEM: 0: Exported dmaBufId 16 with offset 0
    APP_MEM: 1: Allocated memory @ 0xffff8e190000 of size 131072 bytes
    APP_MEM: 1: Translated virtual addr = 0xffff8e190000 -> phyical addr = b8020000
    APP_MEM: 1: Exported dmaBufId 18 with offset 0
    APP_MEM: 2: Allocated memory @ 0xffff8e170000 of size 131072 bytes
    APP_MEM: 2: Translated virtual addr = 0xffff8e170000 -> phyical addr = b8040000
    APP_MEM: 2: Exported dmaBufId 20 with offset 0
    APP_MEM: 3: Allocated memory @ 0xffff8e150000 of size 131072 bytes
    APP_MEM: 3: Translated virtual addr = 0xffff8e150000 -> phyical addr = b8060000
    APP_MEM: 3: Exported dmaBufId 22 with offset 0
    APP_MEM: 4: Allocated memory @ 0xffff8e130000 of size 131072 bytes
    APP_MEM: 4: Translated virtual addr = 0xffff8e130000 -> phyical addr = b8080000
    APP_MEM: 4: Exported dmaBufId 24 with offset 0
    APP_MEM: 5: Allocated memory @ 0xffff8e110000 of size 131072 bytes
    APP_MEM: 5: Translated virtual addr = 0xffff8e110000 -> phyical addr = b80a0000
    APP_MEM: 5: Exported dmaBufId 26 with offset 0
    APP_MEM: 6: Allocated memory @ 0xffff8e0f0000 of size 131072 bytes
    APP_MEM: 6: Translated virtual addr = 0xffff8e0f0000 -> phyical addr = b80c0000
    APP_MEM: 6: Exported dmaBufId 28 with offset 0
    APP_MEM: 7: Allocated memory @ 0xffff8e0d0000 of size 131072 bytes
    APP_MEM: 7: Translated virtual addr = 0xffff8e0d0000 -> phyical addr = b80e0000
    APP_MEM: 7: Exported dmaBufId 30 with offset 0
    APP_MEM: 8: Allocated memory @ 0xffff8e0b0000 of size 131072 bytes
    APP_MEM: 8: Translated virtual addr = 0xffff8e0b0000 -> phyical addr = b8100000
    APP_MEM: 8: Exported dmaBufId 32 with offset 0
    APP_MEM: 9: Allocated memory @ 0xffff8e090000 of size 131072 bytes
    APP_MEM: 9: Translated virtual addr = 0xffff8e090000 -> phyical addr = b8120000
    APP_MEM: 9: Exported dmaBufId 34 with offset 0
    APP_MEM: 10: Allocated memory @ 0xffff8e070000 of size 131072 bytes
    APP_MEM: 10: Translated virtual addr = 0xffff8e070000 -> phyical addr = b8140000
    APP_MEM: 10: Exported dmaBufId 36 with offset 0
    APP_MEM: 11: Allocated memory @ 0xffff8e050000 of size 131072 bytes
    APP_MEM: 11: Translated virtual addr = 0xffff8e050000 -> phyical addr = b8160000
    APP_MEM: 11: Exported dmaBufId 38 with offset 0
    APP_MEM: 12: Allocated memory @ 0xffff8e030000 of size 131072 bytes
    APP_MEM: 12: Translated virtual addr = 0xffff8e030000 -> phyical addr = b8180000
    APP_MEM: 12: Exported dmaBufId 40 with offset 0
    APP_MEM: 13: Allocated memory @ 0xffff8e010000 of size 131072 bytes
    APP_MEM: 13: Translated virtual addr = 0xffff8e010000 -> phyical addr = b81a0000
    APP_MEM: 13: Exported dmaBufId 42 with offset 0
    APP_MEM: 14: Allocated memory @ 0xffff8dff0000 of size 131072 bytes
    APP_MEM: 14: Translated virtual addr = 0xffff8dff0000 -> phyical addr = b81c0000
    APP_MEM: 14: Exported dmaBufId 44 with offset 0
    APP_MEM: 15: Allocated memory @ 0xffff8dfd0000 of size 131072 bytes
    APP_MEM: 15: Translated virtual addr = 0xffff8dfd0000 -> phyical addr = b81e0000
    APP_MEM: 15: Exported dmaBufId 46 with offset 0
    APP_MEM: elasped time for data processing is 2425 usecs
    APP_MEM: 0: Free'ed memory @ 0xffff8e1b0000 of size 131072 bytes
    APP_MEM: 1: Free'ed memory @ 0xffff8e190000 of size 131072 bytes
    APP_MEM: 2: Free'ed memory @ 0xffff8e170000 of size 131072 bytes
    APP_MEM: 3: Free'ed memory @ 0xffff8e150000 of size 131072 bytes
    APP_MEM: 4: Free'ed memory @ 0xffff8e130000 of size 131072 bytes
    APP_MEM: 5: Free'ed memory @ 0xffff8e110000 of size 131072 bytes
    APP_MEM: 6: Free'ed memory @ 0xffff8e0f0000 of size 131072 bytes
    APP_MEM: 7: Free'ed memory @ 0xffff8e0d0000 of size 131072 bytes
    APP_MEM: 8: Free'ed memory @ 0xffff8e0b0000 of size 131072 bytes
    APP_MEM: 9: Free'ed memory @ 0xffff8e090000 of size 131072 bytes
    APP_MEM: 10: Free'ed memory @ 0xffff8e070000 of size 131072 bytes
    APP_MEM: 11: Free'ed memory @ 0xffff8e050000 of size 131072 bytes
    APP_MEM: 12: Free'ed memory @ 0xffff8e030000 of size 131072 bytes
    APP_MEM: 13: Free'ed memory @ 0xffff8e010000 of size 131072 bytes
    APP_MEM: 14: Free'ed memory @ 0xffff8dff0000 of size 131072 bytes
    APP_MEM: 15: Free'ed memory @ 0xffff8dfd0000 of size 131072 bytes
    APP: Deinit ... !!!
    REMOTE_SERVICE: Deinit ... !!!
    REMOTE_SERVICE: Deinit ... Done !!!
    IPC: Deinit ... !!!
    IPC: DeInit ... Done !!!
    MEM: Deinit ... !!!
    MEM: Alloc's: 16 alloc's of 2097152 bytes
    MEM: Free's : 16 free's  of 2097152 bytes
    MEM: Open's : 0 allocs  of 0 bytes
    MEM: Deinit ... Done !!!
    APP: Deinit ... Done !!!
    

  • Hi,

    May I know how you got this error now?
    Were you able to increase the DDR size of C7x successfully?

    Or were you seeing this error before?

    Regards,
    Nikhil

  • Hello.

    I couldn't increase the DDR size of C7x on TDA4 Board.

    That Error occurred when I inference BlitzNet and YOLOv4 model on TDA4 Board.

    And the error logs are shown right after the inference.

    But as you see above capture the Error said "Error at line: 440 : in file /home/gtbldadm/psdk_installer_build_top_workarea/scratch_workarea/ti-processor-sdk-rtos-j721e-evm-08_00_00_12/tidl_j7_08_00_00_10/ti_dl/rt/test/a72/../../ceTest" .

    I couldn't find that directory at all..



    About the DDR increasing, k3-j721e-rtos-memory-map.dtsik3-j721e-edgeai-apps.dtbo, k3-j721e-vision-apps.dtbo 3 files should be moved into SD Card on TDA4 Board. Is it right?

  • Hi,
       Have you tried your network in host emulation, if yes can you confirm if it works as expected in host emulation?