Other Parts Discussed in Thread: TMS320VC5506
There is ample documentation of the reset values for all registers of McBSP0. The bootloader documentation implies that the clock stop mode is set and that CLKGDV is set to 243 (which divides the clock by 244 as mentioned in the text). I would like to see a comprehensive list of the McBSP0 register settings that differ between reset and SPI bootloader operation. Is this available somewhere?
I am responsible for both hardware and firmware design on a project based around the TMS320VC5506. We have a first revision of the hardware, but unfortunately the GPIO pins are hard-wired to 16-bit SPI boot mode, and I have an ATMEL Flash on board which has 24-bit addressing. Thus, I won't be able to test the actual bootloader without rewiring the board and spending some time. What I have been doing instead is to simply test the Flash by reading and writing data, and it works well at 66 MHz with CLKXP_FALLING (which is not the reset default). This has me worried that the chip may not be readable with the reset default settings for the registers. I know that the bootloader makes some changes to the reset defaults for McBSP0, otherwise it wouldn't be working in SPI clock stop mode, but I'd like to know everything that is changed. I suppose I could disassemble the ROM, but that seems like a time-consuming option.
Any help or pointers would be appreciated.